

AN-132 APPLICATION NOTE

ONE TECHNOLOGY WAY ● P.O. BOX 9106 ● NORWOOD, MASSACHUSETTS 02062-9106 ● 617/329-4700

OP-470 SPICE Macro-Model

by Joe Buxton

INTRODUCTION

This application note describes the SPICE macro-model for the OP-470 very low noise quad operational amplifier. This model was tested with and is compatible with PSpice* and HSpice**. The schematic and net-list are included here so that the model can easily be used. This model can accommodate multiple frequency poles and zeros, which is an advanced concept that results in more accurate AC and transient responses. For example, 6 poles and 2 zeros are required to accurately model the OP-470, which this model can easily accommodate.

This macro-model represents one of the four amplifiers on one chip. To use the quad amplifiers, the simulation circuit needs only to call up the model four separate times and specify the same power supplies each time. Throughout the OP-470 macro-model RC networks produce multiple poles which simulate the amplifiers AC behavior. The stages, which each contain a single pole or a pole- zero pair, are separated from each other by voltagecontrolled current sources so that it is easy to set individual pole locations. The only nonlinear elements in the entire model are two NPN transistors which comprise the input stage, and diodes for voltage clamping. Limiting the model to almost entirely ideal, linear circuit elements significantly reduces simulation time and simplifies model development.

MODEL DESCRIPTION

The schematic (Figure 1) and net-list (Figure 2) describe the complete OP-470 model. This model breaks up the OP-470 into many distinct stages as described below:

INPUT STAGE

To correctly model the OP-470's input behavior, the model uses a differential pair of NPN transistors biased with a 1mA current source (Figure 1a). To keep this stage as simple as possible, only the forward beta, B_F, is specified in the NPN-BJT model. This is chosen to give the correct input bias current, Ig. The voltage limiting network of the OP-470 input is added with the diodes in series with the voltage source across the inputs. A voltage source is used instead of another diode to save computer time.

As for nonideal behaviors of the input stage, such as V_{OS} , l_{OS} , and C_{INi} these are modelled with external circuit elements. For example, no junction capacitance is specified for the NPN model, therefore a capacitor, C_{IN}, is added across the inputs. Furthermore, since the input NPNs in this model are perfectly matched, V_{OS} and I_{OS} error sources are added using an external voltage source and current source, respectively. Lastly, the collector resistors R₃ and R₄ are chosen to be 1/g_m of the NPN transistors to give a gain of unity in the input stage. C_2 is added to create one of the secondary poles in the model.

GAIN STAGES

The open-loop gain of the OP-470 is acheived entirely in the gain stage (Figure 1b), and all other stages have unity-gain. The gain is taken in two steps due to a limit for only one step based on the combination of the slew rate, dominant pole, and open-loop gain The voltage-controlled current sources, G1 and G2, have scaled transconductances that, when combined with R_7 and R_8 , give the gain in the first step at node 12. The gain in the second step is produced the same way, and together the two steps give the open loop gain of 1,000,000. The current sources G_1 and G_2 are con trolled by the voltage drops across $R_{\rm 3}$ and $R_{\rm 4}$ in the input stage providing the differential to single ended voltage conversion. C and C4 create the dominant pole at 5.5Hz and model the amplifier's slew rate. Lastly, the diodes, D₅ and D₆ and voltage sources V3 and V4, are necessary to clamp the voltage of node 15 below the power supplies. Because the next stage (Figure 1c has unity-gain and its voltage is controlled by the voltage at nod 15, then it too is clamped, at node 18, below the power supplies The same is true for subsequent stages, including the output, suc that the output voltage is clamped to within the specified voltag range.

POLE STAGES

In addition to the poles in the input stage and the gain stage additional poles are easily added with separate stages. The pol and pole-zero stages (Figure 1c-e, g) have unity-gain, which is result of the g_{m} of the voltage-controlled current sources being the reciprocal of the resistors. The pole and zero locations a determined by the resistor and capacitor or inductor values for each stage.

....... AARIJEERO 19 1.

PSpice is a registered trademark of MicroSim Corporation.

[&]quot; HSpice is a tradename of Meta-Software, Inc.




FIGURE 1: OP-470 SPICE Macro-Model Schematic and Node List

```
* POLE AT 10 MHZ
OP-470 MACRO-MODEL e ADI 1990
                                                                                                                   R19
R20
C7
                                                                                                                                                     1E6
SUBCKT OP-470 1 2 35 99 50
                                                                                                                            24
24
                                                                                                                                                     1E6
                                                                                                                                                    15.9E-15
                                                                                                                                     99
* INPUT STAGE & POLE AT 60 MHZ
                                                                                                                   C8
G9
                                                                                                                            24
99
                                                                                                                                                     15.9E-15
                                                                                                                                     50
                                                                                                                                                    21 29 1E-6
29 21 1E-6
                                                                                                                                     24
50
                                                                                                                    G10
                                                                                                                            24
R2
R3
R4
CIN
                                 2E5
                 99
99
2
                                                                                                                    * COMMON-MODE GAIN NETWORK WITH ZERO AT 100 HZ
                                 101.6
         8
                                 101.6
                                 2E-12
13.05E-12
                                                                                                                   R21 25
R22 25
L3 26
L4 27
G11 99
G12 25
D7 25
D8 50
         7
                                                                                                                                                     1E6
1E6
1.592E3
1.592E3
                                                                                                                                     26
27
99
50
25
50
99
25
C2
|1
                 8
                                 1E-3
3E-9
         11
                 50
ios
                 2
                                 3E-9
POLY(1) 25 29 1E-4 1
QX
50
50
DX
0.7
0.7
EOS
Q1
Q2
R5
R6
D1
         6
7
8
9
                                                                                                                                                     3
                                                                                                                                                            29
3
                                                                                                                                                                   1E-12
                         9
10
                 2
                                                                                                                                                                   1E-12
                                                                                                                                                     DX
DX
                 11
         10
         2
                                                                                                                    * POLE AT 50 MHZ
V2
D2
                                                                                                                    R23
                                                                                                                                                      1E6
         5
                                  DX
                                                                                                                             28
28
28
99
                                                                                                                    R24
C9
                                                                                                                                     50
99
50
                                                                                                                                                      1E6
                                                                                                                                                     3.18E-15
* FIRST GAIN STAGE
                                                                                                                                                     3.18E-15
                                                                                                                     Č10
                                                                                                                                                     24 29 1E-6
29 24 1E-6
                                                                                                                     G13
                                                                                                                                      28
R7
R8
G1
G2
D3
D4
E1
E2
                                                                                                                     G14 28
                                                                                                                                      50
                 50
12
50
13
12
13
          12
99
12
12
14
                                  1E6
                                                64.1E-6
64.1E-6
                                                                                                                     * OUTPUT STAGE
                                  8
                                                                                                                                                     20E3
20E3
300
1E-6
28 34 3.33E-3
34 28 3.33E-3
99 28 3.33E-3
1.3
1.3
DX
DX
DX
DX
DX
DX
                                  DX
DX
POLY(1) 99 29 -2.6 1
POLY(1) 29 50 -2.6 1
                                                                                                                             29
29
34
34
                                                                                                                     R25
                                                                                                                     R26
R27
R28
          99
14
                  50
                                                                                                                    R28 34
L5 34
G15 32
G16 33
G17 34
G18 50
V5 30
V6 34
D9 28
D10 31
D11 99
D12 99
D13 50
 * FIRST GAIN STAGE & DOMINANT POLE AT 6.8 HZ
                                   46.8E6
                  99
50
99
50
15
50
16
          15
15
15
                                   46.8E6
 R10
C3
C4
G3
G4
V3
V4
D5
                                  500E-12
500E-12
POLY(1) 12 29 380E-6 333.3E-6
POLY(1) 29 12 380E-6 333.3E-6
                                                                                                                                       31
          99
15
99
17
15
17
                                                                                                                                       28
32
                  50
16
                                   1.9
DX
DX
                                                                                                                                       33
  Ď6
                   15
                                                                                                                      D14 50
  * POLE AT ZERO AT 1.9 MHZ/3.5 MHZ
                                                                                                                      · MODEL USED
                                                                                                                      .MODEL QX NPN (BF = 166667)
.MODEL DX D (IS = 1E-15)
.MODEL DY D (IS = 1E-15 BV = 50)
.ENDS OP-470
  R11
R12
R13
R14
C5
C6
G5
G6
           18
           18
18
                   50
19
                                   1E6
1.19E6
           18
19
                   20
99
                                    1.19E6
                                   38.21E-15
38.21E-15
15 29 1E-6
29 15 1E-6
           20
99
18
                   50
18
                   50
   * ZERO-POLE AT 5 MHZ/10 MHZ
                                    1E6
                   22
23
22
23
22
23
21
   R15
          21
99
50
99
50
99
                                    1E6
1E6
  R16
R17
                                    1Ē6
   R18
                                    15.92E-3
15.92E-3
   L2
G7
                                    18 29 1E-6
29 18 1E-6
                    50
            21
```

FIGURE 2: OP-470 SPICE Net-List

G8

1

COMMON-MODE STAGE

The common-mode error is based on the common-mode voltage of the input, which is created by the two input resistors, R_1 and R_2 . This voltage is referenced by G_{11} and G_{12} in the common-mode stage (Figure 1f). The transconductances of these two sources are scaled such that, in combination with R_{21} and R_{22} , the V_{CM} is attenuated by the CMRR of 120dB. This error voltage is then inserted back into the input stage as part of the offset voltage, which is done by the voltage controlled voltage source Eqs. The inductors, L_3 and L_4 , model the pole in the CMR versus frequency response of the OP-470.

OUTPUT STAGE

The output stage (Figure 1h) is modelled as an ideal output with an output resistance, R_{27} in parallel with R_{28} . An inductor, L_5 , is added to model the rising output impedance of the emitter- follower output stage with frequency. The voltage sources V_5 and V_6 , and diodes D_9 and D_{10} , combine to limit the voltage across the resistors, thus limiting the output current, I_{OUT} to 30mA.

PARAMETERS THAT ARE NOT MODELLED

To keep the OP-470 model as simple as possible and thus save computer and development time, not all features of the op amp were modelled as listed below:

- -PSRR
- Crosstalk
- No Limits on Power Supply Voltages
- Maximum Input Voltage Range
- Temperature Effects (i.e., model parameters are assumed at 25°C)
- Input Noise Voltage and Current Sources
- Parameter Variations for Monte Carlo Analysis (i.e., all parameters are typical only)

These parameters are considered second-order effects and are not considered necessary for circuit simulation under normal

operating conditions. However, users can easily add these functions as needed.

MODEL PERFORMANCE

The graphs on these next two pages compare the actual responses of the OP-470 to the SPICE analysis under various load and gain conditions. To show the accuracy of the model's frequency response, it was tested with different gains. Shown below are the gain-phase plots for an open-loop gain (Figures 3 and 4) and a closed-loop gain of –1 (Figures 5 and 6). The actual responses (part "a" of each figure), which were measured using a network analyzer, show very close agreement to the SPICE simulations (part "b" of each figure). This agreement holds true for both the gain and phase curves, which demonstrates the accuracy of the model's frequency response.

The model can also accurately simulate the OP-470's transient response. The comparisons to actual results were done with the amplifier in a a closed-loop gain of +1 with a 155pF capacitive load (260pF load for large signal) and a $2k\Omega$ feedback resistor. The capacitive load was used to create the damped oscillations in the small and large-signal reponses. Because of the multiple poles and zeros, the model's small-signal transient response (Figure 7b) shows close resemblance to the actual reponse (Figure 7a). The large-signal reponse (Figure 8) again shows good accuracy. Notice in the large-signal reponse that the slew rate is accurately modelled, and that the "bump" before the amplifier starts slewing is also modelled. As can be seen from the figures, the model agrees closely with the actual device's performance. This accurate transient reponse, along with the accurate AC reponse, makes the OP-470 macro-model a powerful tool in analyzing circuit stability and AC behavior under various gains and load conditions.




FIGURE 3: Gain Plots, Open-Loop Gain (a. Actual, b. Simulated)




FIGURE 4: Phase Plots, Open-Loop Gain (a. Actual, b. Simulated)




FIGURE 5: Gain Plots, Closed-Loop Gain of -1 (a. Actual, b. Simulated)




FIGURE 6: Phase Plots, Closed-Loop Gain of -1 (a. Actual, b. Simulated)




FIGURE 7: Small-Signal Transient Response, Gain = +1, 155pF Capacitive Load (a. Actual, b. Simulated)




FIGURE 8: Large-Signal Transient Response, Gain = +1, 260pF Capacitive Load (a. Actual, b. Simulated)