

Click here to ask an associate for production status of specific part numbers.

MAX17577, MAX17578

4.5V to 60V, 1A High-Efficiency, Synchronous, Inverting Output DC-DC Converters

General Description

The Himalaya series of voltage regulator ICs, power modules, and chargers enable cooler, smaller, and simpler power-supply solutions. The MAX17577 and MAX17578 are high-efficiency, high-voltage, inverting, Himalaya synchronous DC-DC converters with integrated MOSFETs and internal compensation. The devices generate output voltages (V_{OUT}) from -0.9V to -36V and can deliver up to 1A of load current from a wide 4.5V to (60V - |V_{OUT}|) input-voltage range.

The devices feature peak current-mode control architecture. The MAX17577 operates in continuous conduction mode (CCM) at all loads; thus, providing a constant frequency operation. The MAX17578 operates in discontinuous conduction mode (DCM) for superior efficiency at light loads. Low minimum on-time allows higher switching frequencies and small solution sizes.

The devices allow the EN/UVLO, RESET, and RT/SYNC pins to be driven by signals that are referenced to system ground, eliminating the need for external-level shifter circuits. The feedback-voltage regulation accuracy is ±1.3% over a wide -40°C to +125°C temperature range. The devices are available in a compact 12-pin (3mm x 3mm) TDFN-EP package. Simulation models are available.


Applications

- Industrial Control Power Supply
- General-Purpose Point-of-Load
- Gate-Drive Circuits
- Motion Control
- Wall-Transformer Regulation
- High-Voltage, Single-Board System

Benefits and Features

- Reduces External Components and Total Cost
 - · Synchronous Operation
 - · All-Ceramic Capacitors, Compact Layout
 - Internal Loop Compensation
 - System Ground Referenced I/O Pins (EN/UVLO, RESET)
- Flexibility to Support Multiple Rails in a System
 - Adjustable Output Voltage Range from -0.9V to -36V
 - Wide 4.5V to (60V |V_{OUT}|) Input-Voltage Range
 - · Up to 1A Output Current
 - 400kHz to 2.2MHz Adjustable Frequency with External Clock Synchronization
- Reduces Power Dissipation
 - 90.6% Peak Efficiency
 - · DCM for Superior Light-Load Efficiency
 - 6.2µA Shutdown Current
- Operates Reliably in Adverse Industrial Environments
 - Hiccup-Mode Overload Protection
 - · Adjustable Soft-Start
 - Monotonic Startup with Prebiased Output Voltage
 - Built-In Output-Voltage Monitoring with RESET
 - Programmable EN/UVLO Threshold
 - Complies with CISPR 32 (EN55032) Class B Conducted and Radiated Emissions
 - · Overtemperature Protection
 - Wide -40°C to +125°C Ambient Operating Temperature Range/ -40°C to +150°C Junction Temperature Range

Simplified Application Circuit



Absolute Maximum Ratings

IN, GND, EN/UVLO to OUT	0.3V to +65V	OUT to SOUT	0.3V to +0.3V
IN to GND	0.3V to +65V	LX Total RMS Current	1.6A
EN/UVLO to GND	0.3V to V _{IN} + 0.3V	Output Short-Circuit Duration	Continuous
RESET to GND	0.3V to +6.5V	Continuous Power Dissipation (Multilaye	r Board) ($T_A = +70$ °C,
LX to OUT	0.3V to (V _{IN} + V _{OUT} + 0.3V)	derate 24.4mW/°C above +70°C)	1951.2mW
RESET, BST to OUT	0.3V to +70V	Operating Temperature Range (Note 1)	40°C to +125°C
BST to LX	0.3V to +6.5V	Junction Temperature	+150°C
BST to V _{CC}	0.3V to +65V	Storage Temperature Range	65°C to +150°C
FB, SS, V _{CC} to SOUT	0.3V to +6.5V	Lead Temperature (soldering, 10s)	+300°C
RT/SYNC to SOUT	2V to +6.5V	Soldering Temperature (reflow)	+260°C

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

TDFN-EP

Package Code	TD1233+1C			
Outline Number	<u>21-0664</u>			
Land Pattern Number	<u>90-0397</u>			
THERMAL RESISTANCE, FOUR-LAYER BOARD (Note 2)				
Junction-to-Ambient (θ _{JA})	33°C/W			
Junction-to-Case Thermal Resistance (θ _{JC})	8.5°C/W			

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Note 2: Package thermal resistance was obtained using the MAX17578 evaluation kit with no airflow

Electrical Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, C_{VCC} = 2.2\mu F, V_{FB} = 1V, RT/SYNC = LX = SS = \overline{RESET} = Open, V_{BST} to V_{LX} = 5V, V_{GND} = V_{SOUT} = V_{OUT} = 0V, T_A = -40^{\circ}C$ to +125°C. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to SOUT, unless otherwise noted.) (<u>Note 3</u>)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
INPUT SUPPLY (IN)							
Input-Voltage Range	V _{IN_GND}	(Referred to GND)	4.5		60 - V _{OUT}	V	
Input-Shutdown Current	I _{IN-SH}	V _{EN/UVLO} = 0V (referred to GND), shutdown mode		6.2	10	μΑ	
No-Load Input Current		MAX17577, Normal Switching Mode	6.3		mA		
	INO_LOAD	MAX17578		1.5	2	IIIA	
ENABLE/UNDERVOLTAGE LOCKOUT (EN/UVLO)							
EN/UVLO Threshold	V _{ENR}	V _{EN/UVLO} rising (referred to GND)	1.165	1.229	1.275	V	
	V _{ENF}	V _{EN/UVLO} falling (referred to GND)	1.04	1.09	1.14	V	
EN/UVLO Input- Leakage Current	I _{ENLKG}	V _{EN/UVLO} = GND, T _A = +25°C	-50	0	+50	nA	

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, C_{VCC} = 2.2\mu\text{F}, V_{FB} = 1V, RT/SYNC = LX = SS = \overline{RESET} = Open, V_{BST} \text{ to } V_{LX} = 5V, V_{GND} = V_{SOUT} = V_{OUT} = 0V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}.$ Typical values are at $T_A = +25^{\circ}\text{C}.$ All voltages are referenced to SOUT, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO (V _{CC})			•			
V Outrot Valtage		1mA < I _{VCC} < 15mA	4.75	5	5.25	.,
V _{CC} Output Voltage	V _{CC}	6V ≤ V _{IN} ≤ 60V; I _{VCC} = 1mA	4.75	5	5.25	V
V _{CC} Current Limit	I _{VCC_MAX}	V _{CC} = 4.3V, V _{IN} = 6.5V	25	60	100	mA
V _{CC} Dropout	V _{CC DO}	V _{IN} = 4.5V, I _{VCC} =15mA			0.35	V
\/ II\/I O	V _{CC_UVR}	V _{CC} rising	4.05	4.2	4.3	
V _{CC} UVLO	V _{CC UVF}	V _{CC} falling	3.65	3.8	3.9	V
HIGH-SIDE AND LOW-S	IDE MOSFETS		•			•
High-Side nMOSFET On-Resistance	R _{DS-ONH}	I _{LX} = 0.3A, Sourcing		330	660	mΩ
Low-Side nMOSFET On-Resistance	R _{DS-ONL}	I _{LX} = 0.3A,Sinking		163	325	mΩ
LX Leakage Current	I _{LXLKG}	$V_{LX} = (V_{OUT} + 1V)$ to $(V_{IN} - 1V)$, $T_A = +25$ °C	-2		+2	μA
SOFT-START (SS)						
Charging Current	I _{SS}	$V_{SS} = 0.5V$	4.7	5	5.3	μA
FEEDBACK (FB)						
FB Regulation Voltage	V _{FB-REG}		0.888	0.9	0.912	V
FB Input-Bias Current	I _{FB}	$0 \le V_{FB} \le 1V$, $T_A = +25^{\circ}C$	-50		+50	nA
CURRENT LIMIT						
Peak Current-Limit Threshold	IPEAK-LIMIT		2.15	2.4	2.65	А
Runaway Current-Limit Threshold	I _{RUNAWAY} - LIMIT		2.3	2.65	3	А
Sink Current-Limit	I _{SINK-LIMIT}	MAX17577		-0.9		A
Threshold		MAX17578		0		
SWITCHING FREQUENC	CY AND EXTERI	NAL CLOCK SYNCHRONIZATION (RT/SY	NC)			
		R _{RT/SYNC} = Open	525	600	675	
Switching Frequency	four	$R_{RT/SYNC} = 6.81k\Omega$	365	400	425	kHz
Switching Frequency	f _{SW}	$R_{RT/SYNC} = 10.5k\Omega$	565	600	635	N N N
		$R_{RT/SYNC} = 43.2k\Omega$	1980	2200	2420	1
Minimum On-Time	ton_min			60	80	ns
Minimum Off-Time	toff_min		140	150	160	ns
LX Dead Time	t _{LX-DT}			5		ns
V _{FB} Hiccup Threshold	V _{FB-HICF}	V _{FB} Falling	0.55	0.58	0.61	V
Hiccup Timeout		(<u>Note 4</u>)		32768		cycles
Bias Current	I _{RT_BIAS}			60		μA
SYNC Frequency- Capture Range		f _{SW} set by R _{RT/SYNC}	1.1 x f _{SW}		1.4 x f _{SW}	kHz
SYNC Pulse-Width	tsync		100			ns

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, C_{VCC} = 2.2\mu\text{F}, V_{FB} = 1V, RT/SYNC = LX = SS = \overline{RESET} = Open, V_{BST} \text{ to } V_{LX} = 5V, V_{GND} = V_{SOUT} = V_{OUT} = 0V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}.$ Typical values are at $T_A = +25^{\circ}\text{C}.$ All voltages are referenced to SOUT, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYNC Threshold	V _{IH}	At RT/SYNC Pin (Note 5)	V _{RT/} SYNC + 0.2			V
	V _{IL}	At RT/SYNC Pin (Note 5)			V _{RT/} SYNC ⁻ 0.2	V
SYNC Duty-Cycle Range	D _{SYNC}		10		90	%
SYSTEM GROUND (GND))					
GND Current	I _{GND}	Sourcing		10		μA
RESET (REFERRED TO	GND)					
RESET Output Level Low	V _{RESETL}	I _{RESET} = 10mA (Referred to GND)			0.4	V
RESET Output-Leakage Current	I _{RESETLKG}	$T_A = T_J = +25^{\circ}C, V_{\overline{RESET}} = 5.5V$	-0.1		+0.1	μA
FB Threshold for RESET Deassertion	V _{FB-OKR}	V _{FB} Rising	93.8	95	97.8	%
FB Threshold for RESET Assertion	V _{FB-OKF}	V _{FB} Falling	90.5	92	94.6	%
RESET Delay after FB reaches 95% regulation				1024		Cycles
THERMAL SHUTDOWN						
Thermal Shutdown Rising Threshold	T _{SHDNR}			165		°C
Thermal Shutdown Hysteresis	T _{SHDNHY}			10		°C


Note 3: Electrical specifications are production tested at T_A = +25°C. Specifications over the entire operating temperature range are guaranteed by design and characterization.

Note 4: See the Overcurrent Protection (OCP)/Hiccup Mode section for more details

Note 5: V_{RT/SYNC} = I_{RT_BIAS} × R_{RT/SYNC}. See the <u>Switching Frequency and External Clock Synchronization (RT/SYNC)</u> section for more details.


Typical Operating Characteristics

 $(V_{GND}$ = 0V, C_{VCC} = 2.2 μ F, C_{BST} = 0.1 μ F, C_{SS} = 5600pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{GND}$ = 0V, C_{VCC} = 2.2 μ F, C_{BST} = 0.1 μ F, C_{SS} = 5600pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{GND}$ = 0V, C_{VCC} = 2.2 μ F, C_{BST} = 0.1 μ F, C_{SS} = 5600pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{GND} = 0V, C_{VCC} = 2.2\mu F, C_{BST} = 0.1\mu F, C_{SS} = 5600 pF, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)


 $(V_{GND}$ = 0V, C_{VCC} = 2.2 μ F, C_{BST} = 0.1 μ F, C_{SS} = 5600pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)



Typical Operating Characteristics (continued)


 $(V_{GND}$ = 0V, C_{VCC} = 2.2 μ F, C_{BST} = 0.1 μ F, C_{SS} = 5600pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)





Pin Configuration

MAX17577, MAX17578




Pin Description

PIN	NAME	FUNCTION
1	IN	Power Supply Input Pin. Decouple the IN pin to GND with a minimum of 2.2µF X7R ceramic capacitor. Place the capacitor close to the IN and GND pins.
2	EN/UVLO	Enable/Undervoltage-Lockout Input Pin. Drive EN/UVLO high to enable the converter. Connect to the midpoint of a resistor divider connected between the IN and GND pins to set the input voltage above which the device turns on. Connect to the IN pin for always on operation. Pull low to GND to disable the device.
3	RESET	Active-Low Open-Drain Status Output Pin. The $\overline{\text{RESET}}$ output is driven low to GND if the output voltage drops below 92% of its set value. $\overline{\text{RESET}}$ goes high 1024 cycles after the output voltage rises above 95% of its set value. Connect a pullup resistor of $10k\Omega$ from the $\overline{\text{RESET}}$ pin to an external power supply for monitoring the output voltage status.
4	SS	Soft-Start Input Pin. Connect a capacitor from the SS pin to SOUT pin to set the soft-start time.
5	V _{CC}	5V Internal LDO Output Pin. Bypass V_{CC} with a 2.2 μ F ceramic capacitor to SOUT. LDO does not support the external loading on V_{CC} .
6	RT/SYNC	Switching Frequency Programming Input/External Clock Synchronization Input Pin. Connect a resistor from RT/SYNC to SOUT to set the internal clock frequency between 400kHz and 2.2MHz. Leave RT/SYNC open for the default 600kHz switching frequency. The RT/SYNC pin can also be used to synchronize the converter to an external clock. See the Switching Frequency and External Clock Synchronization section for more details.
7	FB	Feedback Input Pin. Connect FB to the center node of a resistor divider between the GND node and output-voltage node. See the <u>Adjusting Output Voltage</u> section for details.
8	SOUT	Reference Node for Internal Control Circuitry. Connect SOUT to an output capacitor with a Kelvin connection. Refer to the MAX17577 or MAX17578 evaluation kit data sheets for a layout example.
9	GND	System Ground Pin. Connect GND to the power ground plane. Connect all the circuit ground connections together at a single point. Refer to the MAX17577 or MAX17578 evaluation kit data sheets for a layout example.
10	BST	Bootstrap Capacitor Pin. Connect a 0.1µF ceramic capacitor between the BST and LX pins.
11	LX	Switching Node. Connect the LX pin to the switching side of the inductor. LX is high-impedance when the device is shut down.
12	OUT	Negative Output Node. Switching current path for low-side nMOSFET. Connect the output capacitor from the OUT pin to system ground. Refer to the MAX17577 or MAX17578 evaluation kit data sheets for a layout example.
_	EP	Exposed Pad. Connect to the SOUT pin. Connect EP to a large copper plane with several thermal vias below the device to improve the heat dissipation capability. Refer to the MAX17577 or MAX17578 evaluation kit data sheets for an example of the correct method for EP connection and thermal vias.

Functional Diagrams

MAX17577/MAX17578 Block Diagram



Detailed Description

The MAX17577 and MAX17578 are high-efficiency, high-voltage, inverting, Himalaya synchronous inverting DC-DC converters with integrated MOSFETs operating over a wide 4.5V to $(60V - |V_{OUT}|)$ input-voltage range. The devices can deliver up to 1A current and generate output voltages ranging from -0.9V to -36V. The feedback-voltage regulation accuracy is $\pm 1.3\%$ over a wide -40°C to ± 1.25 °C temperature range.

The devices feature a peak current-mode control architecture with internal loop compensation. At the rising edge of each clock, the high-side MOSFET turns on and the inductor current ramps up. An internal error amplifier compares a fraction of the output voltage at the FB pin to an internal reference. To program the duty cycle of the converter, the output of the error amplifier sets the peak current in the inductor at which the high-side MOSFET turns off, and the low-side MOSFET turns on. During the rest of the switching cycle, stored energy in the inductor is released to the output as its current ramps down. An adjustable input enable/undervoltage-lockout (EN/UVLO) pin programs the desired input voltage at which the converter turns on/off. The soft-start (SS) pin can be used to reduce inrush currents during startup. An open-drain status output (RESET) pin monitors the output voltage and pulls high to indicate that the output voltage is in regulation. The devices feature a RT/SYNC pin that can be used to program the switching frequency or to synchronize the device to an external clock. Low minimum on-time allows high switching frequencies and small solution sizes.

The MAX17577 operates in continuous conduction mode (CCM) at all loads; thus, providing a constant frequency operation. The MAX17578 operates in discontinuous conduction mode (DCM) for superior efficiency at light loads. In CCM mode, the inductor current is allowed to go negative. CCM operation provides constant frequency operation at all loads and is useful in applications sensitive to switching frequency. DCM mode of operation offers superior efficiency at light loads by disabling any negative inductor current.

Switching Frequency and External Clock Synchronization

The switching frequency of the MAX17577 and MAX17578 can be programmed from 400kHz to 2.2MHz with a resistor connected from the RT/SYNC pin to the SOUT pin. Calculate the value of the resistor at the RT/SYNC pin ($R_{RT/SYNC}$) for a desired switching frequency (f_{SW}) using the following equation.

$$R_{RT/SYNC} = \frac{340}{\left(\frac{20000}{f_{SW}}\right) - 1}$$

Where $R_{RT/SYNC}$ is in $k\Omega$ and f_{SW} is in kHz. Leave the RT/SYNC pin open for a default f_{SW} of 600kHz. See <u>Table 1</u> for $R_{RT/SYNC}$ resistor values for a few common switching frequencies.

Table 1. Switching Frequency vs. R_{RT/SYNC} Resistor

SWITCHING FREQUENCY (kHz)	R _{RT/SYNC} RESISTOR (kΩ)
600	Open
600	10.5
400	6.81
2200	43.2

The RT/SYNC pin can be used to synchronize the internal oscillator of the device to an external clock as shown in Figure 1. When the external clock synchronization feature is used, always connect the $R_{RT/SYNC}$ resistor. The external clock frequency must be between 1.1 x f_{SW} and 1.4 x f_{SW} , where f_{SW} is the switching frequency programmed by the resistor connected at the RT/SYNC pin. When an external clock is applied to the RT/SYNC pin, the internal oscillator frequency changes to an external clock frequency after 16 internal oscillator cycles if at least 8 external clock cycles are applied. The external clock source can either be referenced to the GND or SOUT node. The external clock pulse-width should be more than 100ns (t_{SYNC}) and the allowable duty cycle (D_{SYNC}) range is 10% to 90%.

The external clock signal is AC-coupled onto the RT/SYNC pin. The amplitude of the external clock (V_{SYNCPK_PK}) should be chosen based on the following equation.

 $V_{SYNCPK\ PK} > 1.3V$ for $20\% \le D_{SYNC} \le 80\%$

$$V_{SYNCPK_PK} > \frac{0.26}{D_{SYNC}}$$
 for $10\% \le D_{SYNC} < 20\%$
 $V_{SYNCPK_PK} > \frac{0.26}{1 - D_{SYNC}}$ for $80\% < D_{SYNC} \le 90\%$

The value of C_{SYNC} can be calculated using the following equations.

$$C_{SYNC} = \frac{45}{\left(V_{SYNCPK_PK}\right)^{-1}} \text{ for } 20\% \le D_{SYNC} \le 80\%$$

$$C_{SYNC} = \frac{45}{\left(5 \times D_{SYNC} \times V_{SYNCPK_PK}\right)^{-1}} \text{ for } 10\% \le D_{SYNC} < 20\%$$

$$C_{SYNC} = \frac{45}{\left(5 \times \left(1 - D_{SYNC}\right) \times V_{SYNCPK_PK}\right)^{-1}} \text{ for } 80\% < D_{SYNC} \le 90\%$$

where CSYNC is in pF.




Figure 1. Synchronization to an External Clock

Linear Regulator (V_{CC})

The MAX17577 and MAX17578 have an internal low dropout (LDO) regulator that is referenced to SOUT and powers V_{CC} . This LDO is enabled during power-up or when EN/UVLO is above 0.8V (typ) with respect to GND. V_{CC} powers internal control circuitry. Bypass V_{CC} to SOUT with a 2.2µF low-ESR ceramic capacitor. The MAX17577 and MAX17578 commence operation when $V_{CC} > V_{CC-UVR}$ (4.2V) and turns OFF when $V_{CC} < V_{CC-UVF}$ (3.8V).

Operating Input-Voltage Range

The minimum operating-input voltage $(V_{IN(MIN)})$ for a given output-voltage setting is calculated using the following equation.

$$V_{\text{IN(MIN)}} = \frac{\left|V_{\text{OUT}}\right| \times \left(1 - D_{\text{MAX}}\right)}{D_{\text{MAX}}} + \frac{1.5A}{D_{\text{MAX}}} \left(R_{\text{DCR(MAX)}} + \left(1 - D_{\text{MAX}}\right) \times R_{\text{DS} - \text{ONL(MAX)}} + D_{\text{MAX}} \times R_{\text{DS} - \text{ONH(MAX)}}\right)$$

V_{IN(MIN)} cannot be less than 4.5V.

To comply with internal device ratings, the maximum operating-input voltage $(V_{IN(MAX)})$ for a given output-voltage setting is limited to $60V - |V_{OUT}|$. For example, the maximum permissible input voltage for a -12V output specification would be 48V. Thus, the value of the $V_{IN(MAX)}$ is given by the following equation.

$$V_{\text{IN(MAX)}} = \text{Lower of (60V - |V_{\text{OUT}}|) or } \frac{\left|V_{\text{OUT}}\right|^{\times} (1 - t_{\text{ON_MIN(MAX)}} \times f_{\text{SW}})}{t_{\text{ON_MIN(MAX)}} \times f_{\text{SW}}}$$

where:

V_{OUT} = Steady-state output voltage

 $R_{DCR(MAX)}$ = Worst-case DC-resistance of the inductor

MAX17577, MAX17578

4.5V to 60V, 1A High-Efficiency, Synchronous, Inverting Output DC-DC Converters

R_{DS-ONH(MAX)} = Worst-case on-state resistance of the high-side internal MOSFET

R_{DS-ONL(MAX)} = Worst-case on-state resistance of the low-side internal MOSFET

D_{MAX} = Maximum duty cycle of the converter

 $D_{MAX} = 1 - t_{OFF\ MIN(MAX)} \times f_{SW}$

t_{OFF MIN(MAX)} = Worst-case minimum switch off-time (160ns)

t_{ON MIN(MAX)} = Worst-case minimum switch on-time (80ns)

f_{SW} = Operating switching frequency.

Overcurrent Protection (OCP)/Hiccup Mode

The MAX17577 and MAX17578 are provided with a robust overcurrent protection (OCP) scheme that protects the converter under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET when the high-side switch current exceeds an internal limit of I_{PEAK-LIMIT} (2.4A). A runaway current limit on the high-side switch current at I_{RUNAWAY-LIMIT} (2.65A) protects the device under output short-circuit conditions at high input voltages when there is insufficient output voltage available to restore the inductor current built up during the on period of the step-down converter. One occurrence of the runaway current limit triggers a hiccup mode. Additionally, if the feedback voltage drops below V_{FB-HICF} any time after soft-start is complete, hiccup mode is triggered. In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 32,768 clock cycles at half the programmed switching frequency. Once the hiccup timeout period expires, soft-start is attempted again. Note that when soft-start is attempted under an overload condition, if feedback voltage does not exceed V_{FB-HICF}, the device switches at half the programmed switching frequency for the time duration of the programmed soft-start time and the subsequent 1024 clock cycles. Hiccup mode of operation ensures low power dissipation under output short-circuit conditions.

RESET Output

The MAX17577 and MAX17578 include a RESET comparator to monitor the output voltage. The open-drain RESET output requires an external pullup resistor. RESET goes high (high impedance) 1024 switching cycles after the regulator output increases above 95% of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops to below 92% of the nominal regulated voltage. RESET also goes low during thermal shutdown or when the EN/UVLO pin goes below VENF.

Prebiased Output

When the MAX17577 and MAX17578 start into a prebiased output, both the high-side and low-side nMOSFETs are turned off so that the converter does not sink current from the output. The switching of the nMOSFETs commence only after the voltage at the SS pin (V_{SS}) crosses the voltage at the feedback pin (V_{FB}) . V_{FB} then smoothly ramps up to V_{FB-REG} in alignment with the V_{SS} and the output voltage reaches its target value.

Thermal-Shutdown Protection

The MAX17577 and MAX17578 offer thermal shutdown protection to limit the junction temperature. When the junction temperature of the device exceeds +165°C, an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start is deasserted during thermal shutdown and initiates the start-up operation when the device recovers from thermal shutdown. Carefully evaluate the total power dissipation (see the <u>Power Dissipation</u> section) to avoid undesired triggering of the thermal shutdown during normal operation.

Applications Information

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). Calculate the inductor value for a given output voltage and switching frequency using the following equation.

$$L = \frac{|V_{OUT}| \times 1.1}{f_{SW}}$$

where V_{OUT} and f_{SW} are nominal values and f_{SW} is in Hz. Select an inductor whose value is nearest to the value calculated by the above formula. Select a low-loss inductor with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (I_{SAT}) of the inductor must be high enough to ensure that saturation occurs only above the peak current limit threshold ($I_{PEAK-LIMIT}$).

Load Current Capability (I_{OUT(MAX)})

The deliverable load current $(I_{OUT(MAX)})$ depends on converter operating parameters and the designed minimum operating-input voltage $(V_{IN(MIN)})$ OP). $I_{OUT(MAX)}$ in A is given by the following equation:

$$I_{OUT(MAX)} = 1.5A \times (1 - \frac{\left|V_{OUT}\right| + 1.5A \times (R_{DCR(MAX)} + R_{DS-ONL(MAX)})}{V_{IN(MIN)_OP} + \left|V_{OUT}\right| - 1.5A \times (R_{DS-ONH(MAX)} - R_{DS-ONL(MAX)})})$$

where.

 $V_{IN(MIN)_OP}$ = Designed minimum operating-input voltage, which is $\geq V_{IN(MIN)}$ (calculated in the <u>Operating Input-Voltage Range</u> section).

Input Capacitor Selection

The input filter capacitor connected between the IN and GND pins reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the converter switching. The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \sqrt{\frac{D_{MAX_TYP}}{1 - D_{MAX_TYP}}}$$

where,

$$D_{\text{MAX_TYP}} = \frac{\left|V_{\text{OUT}}\right| + 1.5\text{A} \times (R_{\text{DCR(TYP)}} + R_{\text{DS-ONL(TYP)}})}{V_{\text{IN(MIN)_OP}} + \left|V_{\text{OUT}}\right| - 1.5\text{A} \times (R_{\text{DS-ONH(TYP)}} - R_{\text{DS-ONL(TYP)}})}$$

R_{DS-ONH(TYP)} = Typical on-state resistance of the high-side internal MOSFET

R_{DS-ONL(TYP)} = Typical on-state resistance of the low-side internal MOSFET

R_{DCR(TYP)} = Typical DC-resistance of the inductor

I_{RMS} has a maximum value at maximum duty cycle.

Choose an input capacitor that exhibits less than +10°C temperature rise at the maximum RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability.

Calculate the input capacitance using the following equation.

$$C_{IN} = \frac{I_{OUT(MAX)} \times D_{MAX_TYP}}{\eta \times f_{SW} \times \Delta V_{IN}}$$

where:

f_{SW} = Switching frequency

 ΔV_{IN} = Allowable input-voltage ripple

 $\eta = Efficiency$

In applications where the source is located distant from the device input, an appropriate electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input cables and the input ceramic capacitor. Actual derating of ceramic capacitors with DC-bias voltage must be considered while selecting the input capacitor. Derating curves are available from all major ceramic capacitor manufacturers.

Output-Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitors are usually sized to support a step load of 50% of the maximum output current in the application, so the output-voltage deviation is contained to 3% of the output voltage.

The procedure to calculate output capacitance (COUT) in F starts by calculating the right-half plane zero fRHP7.

$$f_{RHPZ} = \frac{\left|V_{OUT}\right| \times (1 - D_{MAX_TYP})^{2}}{2 \times \pi \times L \times D_{MAX_TYP} \times I_{OUT}}$$

where I_{OUT} is the load current which is ≤ I_{OUT(MAX)}.

For a given step-load current (I_{STEP}) and required output voltage deviation during the step load (ΔV_{OUT}) and target loop crossover frequency (f_C), the required output capacitance can be calculated as follows:

$$C_{OUT} = \frac{1}{2} \times \frac{I_{STEP} \times t_{RESPONSE}}{\Delta V_{OUT}}$$

where t_{RESPONSE}, is the response time of the controller. t_{RESPONSE} can be approximated by the following equation:

$$t_{\text{RESPONSE}} \cong \frac{0.35}{f_{\text{C}}}$$

Select the target crossover frequency (f_C) to be the lower of f_{RHPZ} / 4 or f_{SW} / 14 and 50kHz. Actual derating of ceramic capacitors with DC-voltage must be considered while selecting the output capacitor. Derating curves are available from all major ceramic capacitor vendors.

The output capacitor RMS current requirement (IRMS) is defined by the following equation.

$$I_{RMS} = I_{OUT} \times \sqrt{\frac{D_{MAX_TYP}}{1 - D_{MAX_TYP}}}$$

Choose an output capacitor that exhibits less than +10°C temperature rise at the maximum RMS output current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the output.

Soft-Start Capacitor Selection

The MAX17577 and MAX17578 implement adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to the SOUT pin programs the soft-start time. The selected output capacitance (C_{OUT_SEL}) in F and the output voltage (V_{OUT}) determine the minimum required soft-start capacitance in F as follows:

$$C_{SS} \ge 28 \times 10^{-6} \times C_{OUT_SEL} \times |V_{OUT}|$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{C_{SS}}{5.55 \times 10^{-6}}$$

For example, to program a 1ms soft-start time, a 5.6nF capacitor should be connected from the SS pin to the SOUT pin. Note that during startup, the device operates at half the programmed switching frequency until the feedback (FB) voltage reaches $V_{FB-HICF}$ (0.58V).

Adjusting Output Voltage

Set the output voltage using a resistive voltage-divider connected from the GND node to the output-voltage node (V_{OUT}) as shown in <u>Figure 2</u>. Connect the center node of the divider to the FB pin. Use the following procedure to choose the resistive voltage-divider values.

Calculate the resistor $R_{FB\ TOP}$ from the GND node to the FB pin as follows:

$$R_{FB_TOP} = \frac{111 \times \left(1 - D_{MAX_TYP}\right)}{\left(f_{C}^{X} C_{OUT_SEL}\right)}$$

where:

 $R_{FB\ TOP}$ is in $k\Omega$

f_C = Crossover frequency in Hz

C_{OUT} SEL = Actual capacitance of output capacitor at DC-bias voltage in F.

Calculate the resistor $R_{FB\ BOT}$ from the FB pin to the V_{OUT} node as follows:

$$R_{FB_BOT} = \frac{R_{FB_TOP} \times 0.9}{\left(\mid V_{OUT} \mid -0.9 \right)}$$

where R_{FB} BOT is in $k\Omega$.

Select appropriate f_C and C_{OUT_SEL} values so that the parallel combination of R_{FB_TOP} and R_{FB_BOT} is between $5k\Omega$ and $50k\Omega$.




Figure 2. Setting the Output Voltage

Setting the Input Undervoltage-Lockout Level

The MAX17577 and MAX17578 offer an adjustable input undervoltage-lockout level. Set the voltage above which the device turns on with a resistive voltage-divider connected from IN to GND as shown in Figure 3. Connect the center node of the divider to the EN/UVLO pin. Choose R_{UVL} TOP to be 3.32M Ω and then calculate R_{UVL} BOT as follows:

$$R_{UVL_BOT} = \frac{R_{UVL_TOP} \times 1.229}{\left(V_{INU} - 1.229\right)}$$

where V_{INU} is the input-voltage level at which the device is required to turn on. Choose a minimum of 4.45V for V_{INU} . If the EN/UVLO pin is driven from an external signal source, a series resistance of $1k\Omega$ (min) is recommended to be placed between the output pin of the signal source and the EN/UVLO pin to reduce voltage ringing on the line.




Figure 3. Setting the Input Undervoltage-Lockout

Soft-Start

When the MAX17577/MAX17578 Synchronous Inverting Output DC-DC Converters are used to generate negative output voltage in conjunction with another independent output positive supply rail and a load connected between the two supply rails, the output voltage (V_{OUT}) of the MAX17577/MAX17578 can become positive before startup. In such conditions when the output voltage builds to a positive value, the inductor current magnitude increases quickly during soft-start and can hit the runaway current limit, especially at higher input voltages. To avoid this undesirable behavior, the MAX17577/MAX17578 attempts to discharge the residual positive voltage on its output by enabling the DISCH FET when $V_{EN/UVLO}$ rises above 0.8V, before soft-start is initiated. The DISCH FET is turned on when V_{OUT} is higher than +32mV (max), and is kept on until V_{OUT} falls below +15mV (min). When $V_{EN/UVLO}$ is driven higher than 1.225V (V_{ENR}), soft-start is initiated after V_{OUT} falls below +15mV (min). If the DISCH FET is unable to discharge V_{OUT} below +15mV (min), soft-start is inhibited. Hence, it is recommended to sequence enable the MAX17577/ MAX17578 before the load or its alternate power supplies are enabled.

Inductive Output Short-Circuit Protection

In applications where an inductive short-circuit at the output terminals is expected, it is recommended to use a resistor (R_{GND}) and a Schottky diode (D_{GND}) as shown in <u>Figure 4</u>. In a typical application, the high inductance (L_{SH}) and low resistance (R_{SH}) in the short-circuit path can cause the V_{OUT} to swing positive above the system ground. This could forward bias the internal protection diode (D_{INT}) and likely damage the device. To prevent the damage, connect R_{GND} = 50 Ω between the GND pin and the system ground, and D_{GND} across SOUT and GND pins. It is recommended to keep the parasitic board or wiring inductance to a minimum value.




Figure 4. Inductive Output Short-Circuit Protection

Power Dissipation

At a given operating condition, the power losses that lead to a temperature rise of the part are estimated as follows:

$$P_{LOSS} = \left(P_{OUT} \times \left(\frac{1}{\eta} - 1\right)\right) - \left(\frac{I_{OUT} \times \left(V_{IN} + \left|V_{OUT}\right|\right)}{V_{IN}}\right)^{2} \times R_{DCR}$$

Pout = | Vout | × Iout

where:

P_{OUT} = Output power

 η = Efficiency of the converter

V_{IN} = Input Voltage

 R_{DCR} = DC resistance of the inductor

See the <u>Typical Operating Characteristics</u> section for more information on efficiency at typical operating conditions.

The junction temperature of the device can be estimated at any given maximum ambient temperature (T_A) from the following equation:

$$T_J = T_A + (\theta_{JA} \times P_{LOSS})$$

PCB Layout Guidelines

Use the following guidelines for a good PCB layout:

- Place the input capacitor as close as possible to the IN pin.
- Place the output capacitor as close as possible to the OUT pin.
- Minimize the length and area of the trace connection from the LX pin to the inductor.
- Place the GND terminals of the input capacitor, output capacitor, and the inductor as close as possible and connect them to the GND plane.
- Place the BST capacitor close to the BST and LX pins.
- Connect the V_{CC} bypass capacitor close to the V_{CC} pin and connect the other terminal to the SOUT plane.
- Place the RT/SYNC resistor and feedback resistor divider as close as possible to their respective pins. Connect their other terminals to the SOUT plane.
- Keep all the power connections and load connections short.
- Connect the SOUT and OUT nodes at a point where the switching activity is at its minimum.

Refer to the MAX17577/MAX17578 EV kit data sheet for recommended PCB layout and routing.

Typical Application Circuits

-5V Typical Application Circuits




Figure 5. MAX17577 and MAX17578 -5V Output Application Circuit Compatible with 24V Input Bus Voltage




Figure 6. MAX17577 -5V Output Application Circuit Compatible with 5V Input Bus Voltage

Typical Application Circuits (continued)

-12V Typical Application Circuit




Figure 7. MAX17577 and MAX17578 -12V Output Application Circuit Compatible with 24V Input Bus Voltage




Figure 8. MAX17577 -12V Output Application Circuit Compatible with 5V Input Bus Voltage

Ordering Information

PART NUMBER	MODE OF OPERATION	PIN-PACKAGE
MAX17577ATC+	CCM	12 TDFN-EP* 3mm x 3mm
MAX17577ATC+T	CCM	12 TDFN-EP* 3mm x 3mm
MAX17578ATC+	DCM	12 TDFN-EP* 3mm x 3mm
MAX17578ATC+T	DCM	12 TDFN-EP* 3mm x 3mm

⁺ Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape-and-reel.

^{*}EP = Exposed Pad

MAX17577, MAX17578

4.5V to 60V, 1A High-Efficiency, Synchronous, Inverting Output DC-DC Converters

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	10/20	Release for Market Intro	_
1	12/21	Updated General Description, Benefits and Features, Absolute Maximum Ratings, Package Information, Pin Description, Functional Diagrams, Switching Frequency and External Clock Synchronization, Load Current Capability, Input Capacitor Selection, Output Capacitor Selection, Adjusting Output Voltage, and Power Dissipation sections, Ordering Information table, and TOC38; Added TOC46, TOC47, and Soft-Start section	1, 2, 9-12, 14, 16-20, 23

