

### Dual-Channel Isolator with Integrated DC-to-DC Converter

#### FEATURES

- ▶ isoPower integrated, isolated DC-to-DC converter
- ▶ 100 mA output supply
- ▶ Meets CISPR 32/EN55032 Class B emission limits up to 5 Mbps at full load on a 2-layer PCB
- ▶ Dual DC to 100 Mbps signal isolation channels
- ▶ 28-lead, fine pitch, SOIC with 8.3 mm minimum creepage
- ▶ High temperature operation: 125°C maximum
- ▶ High common-mode transient immunity: 100 kV/μs
- ▶ Safety and regulatory approvals (pending)
  - ▶ UL recognition (pending)
    - ▶ 5000 V rms for 1 minute per UL 1577
  - ▶ CSA certification per IEC 62368-1 and IEC 61010-1 (pending)
  - ▶ IEC 60747-17 certificate of conformity (pending)
    - ▶  $V_{IORM} = 596$  V peak
  - ▶ CQC certification per GB4943.1 (pending)

#### APPLICATIONS

- ▶ RS-232 transceivers
- ▶ Power supply start-up bias and gate drives
- ▶ Isolated sensor interfaces
- ▶ Automotive on-board charger (OBC) and DC-to-DC
- ▶ Industrial programmable logic controllers (PLCs)

#### GENERAL DESCRIPTION

The ADuM6221A is a dual-channel digital isolators with an isoPower®, integrated, isolated DC-to-DC converter. Based on the Analog Devices, Inc., iCoupler® technology, the DC-to-DC converter provides regulated, isolated power that meets CISPR 32/EN 55032 Class B limits at full load on a 2-layer printed circuit board (PCB) with ferrites. Popular voltage combinations and the associated output current levels are listed in Table 1.

The ADuM6221A eliminates the need for a separate, isolated DC-to-DC converter in 500 mW, isolated designs. The iCoupler chip scale transformer technology is used for isolated logic signals and for the magnetic components of the DC-to-DC converter. The result is a small form factor and total isolation solution.

The ADuM6221A isolators provide two independent isolation channels (for more details, see the Pin Configurations and Function Descriptions section).

Table 1. ADuM6221A Output Current Levels

V <sub>DDP</sub> (V) <sup>1</sup>	V <sub>ISO</sub> (V)	ISO Current, I <sub>ISO</sub> (mA)		
		85°C	105°C	125°C
5	5	100	65	30
5	3.3	100	65	30
3.3	3.3	60	60	20

<sup>1</sup> The ADUM6221ABRNZ3 is to be used in the 3.3 V to 3.3 V configuration. The ADuM6221ABRNZ5 is to be used in the 5 V to 3.3 V and 5 V to 5 V configurations.

#### FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

**TABLE OF CONTENTS**

Features.....	1	Package Characteristics.....	10
Applications.....	1	Regulatory Approvals.....	10
General Description.....	1	Insulation and Safety Related Specifications...	10
Functional Block Diagram.....	1	IEC 60747-17 Insulation Characteristics.....	11
Specifications.....	3	Absolute Maximum Ratings.....	12
Electrical Characteristics—5 V Primary		ESD Caution.....	12
Input Supply/5 V Secondary Isolated		Pin Configurations and Function Descriptions.....	13
Supply.....	3	Truth Table.....	14
Electrical Characteristics—5 V Primary		Typical Performance Characteristics.....	15
Input Supply/3.3 V Secondary Isolated		Terminology.....	18
Supply.....	3	Theory of Operation .....	19
Electrical Characteristics—3.3 V Primary		Applications Information.....	20
Input Supply/3.3 V Secondary Isolated		PCB Layout.....	20
Supply.....	4	Thermal Analysis.....	21
Electrical Characteristics—5.0 V Operation		Propagation Delay Related Parameters.....	21
Digital Isolator Channels Only.....	4	Electromagnetic Compatibility.....	21
Electrical Characteristics—3.3 V Operation		Power Consumption.....	21
Digital Isolator Channels Only.....	6	Insulation Lifetime.....	21
Electrical Characteristics—2.5 V Operation		Outline Dimensions.....	23
Digital Isolator Channels Only.....	7	Ordering Guide.....	23
Electrical Characteristics—1.8 V Operation		Evaluation Boards.....	23
Digital Isolator Channels Only.....	8		

**REVISION HISTORY****3/2024—Revision 0: Initial Version**

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DDP} = V_{ISO} = 5\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range, which is  $4.5\text{ V} \leq V_{DDP}$ ,  $V_{ISO} \leq 5.5\text{ V}$  and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted.

Table 2. DC-to-DC Converters Static Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTERS SUPPLY						
Set Point	$V_{ISO}$	4.75	5.0	5.25	V	ISO current ( $I_{ISO}$ ) = 10 mA
Line Regulation	$V_{ISO}(\text{LINE})$		20		mV/V	$I_{ISO} = 50\text{ mA}$ , $V_{DDP} = 4.5\text{ V}$ to $5.5\text{ V}$
Load Regulation	$V_{ISO}(\text{LOAD})$		1	5	%	$I_{ISO} = 10\text{ mA}$ to $90\text{ mA}$
Output Ripple	$V_{ISO}(\text{RIP})$		75		mV p-p	20 MHz bandwidth, bulk output capacitance ( $C_{BO}$ ) = $0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 90\text{ mA}$
Output Noise	$V_{ISO}(\text{NOISE})$		200		mV p-p	$C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 90\text{ mA}$
Switching Frequency	$f_{OSC}$		180		MHz	
Pulse-Width Modulation (PWM) Frequency	$f_{PWM}$		625		kHz	
Output Supply <sup>1</sup>	$I_{ISO}(\text{MAX})$	100			mA	$4.5\text{ V} < V_{ISO} < 5.25\text{ V}$
		50			mA	$4.75\text{ V} < V_{ISO} < 5.25\text{ V}$
Efficiency at $I_{ISO}(\text{MAX})$ <sup>1</sup>			33		%	$I_{ISO} = 100\text{ mA}$
$V_{DD1}$ Supply Current						
No $V_{ISO}$ Load	$I_{DDP}(\text{Q})$		14	25	mA	
Full $V_{ISO}$ Load	$I_{DDP}(\text{MAX})$		310		mA	
Thermal Shutdown						
Shutdown Temperature			154		$^\circ\text{C}$	
Thermal Hysteresis			10		$^\circ\text{C}$	

<sup>1</sup> Maximum  $V_{ISO}$  output current is derated by  $1.75\text{ mA}/^\circ\text{C}$  for  $T_A > 85^\circ\text{C}$ .

## ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DDP} = 5.0\text{ V}$ ,  $V_{ISO} = 3.3\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range, which is  $4.5\text{ V} \leq V_{DDP} \leq 5.5\text{ V}$ ,  $3.0\text{ V} \leq V_{ISO} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted.

Table 3. DC-to-DC Converters Static Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTERS SUPPLY						
Set Point	$V_{ISO}$	3.135	3.3	3.465	V	$I_{ISO} = 10\text{ mA}$
Line Regulation	$V_{ISO}(\text{LINE})$		20		mV/V	$I_{ISO} = 50\text{ mA}$ , $V_{DDP} = 3.0\text{ V}$ to $3.6\text{ V}$
Load Regulation	$V_{ISO}(\text{LOAD})$		1	5	%	$I_{ISO} = 10\text{ mA}$ to $90\text{ mA}$
Output Ripple	$V_{ISO}(\text{RIP})$		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 90\text{ mA}$
Output Noise	$V_{ISO}(\text{NOISE})$		130		mV p-p	$C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 90\text{ mA}$
Switching Frequency	$f_{OSC}$		180		MHz	
PWM Frequency	$f_{PWM}$		625		kHz	
Output Supply <sup>1</sup>	$I_{ISO}(\text{MAX})$	100			mA	$3.0\text{ V} < V_{ISO} < 3.4\text{ V}$
		50			mA	$3.135\text{ V} < V_{ISO} < 3.465\text{ V}$
Efficiency at $I_{ISO}(\text{MAX})$ <sup>1</sup>			27		%	$I_{ISO} = 100\text{ mA}$
$V_{DDP}$ Supply Current						
No $V_{ISO}$ Load	$I_{DDP}(\text{Q})$		14	20	mA	
Full $V_{ISO}$ Load	$I_{DDP}(\text{MAX})$		250		mA	

## SPECIFICATIONS

Table 3. DC-to-DC Converters Static Specifications (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

<sup>1</sup> Maximum  $V_{ISO}$  output current is derated by 1.75 mA/°C for  $T_A > 85^\circ\text{C}$ .

## ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DDP} = V_{ISO} = 3.3\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range, which is  $3.0\text{ V} \leq V_{DDP}$ ,  $V_{ISO} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted.

Table 4. DC-to-DC Converters Static Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTERS SUPPLY						
Set Point	$V_{ISO}$	3.135	3.3	3.465	V	$I_{ISO} = 10\text{ mA}$
Line Regulation	$V_{ISO}(\text{LINE})$		20		mV/V	$I_{ISO} = 30\text{ mA}$ , $V_{DDP} = 3.0\text{ V to } 3.6\text{ V}$
Load Regulation	$V_{ISO}(\text{LOAD})$		1	5	%	$I_{ISO} = 6\text{ mA to } 54\text{ mA}$
Output Ripple	$V_{ISO}(\text{RIP})$		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 60\text{ mA}$
Output Noise	$V_{ISO}(\text{NOISE})$		130		mV p-p	$C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 60\text{ mA}$
Switching Frequency	$f_{OSC}$		180		MHz	
PWM Frequency	$f_{PWM}$		625		kHz	
Output Supply <sup>1</sup>	$I_{ISO}(\text{MAX})$	60			mA	$3.0\text{ V} < V_{ISO} < 3.465\text{ V}$
		30			mA	$3.135\text{ V} < V_{ISO} < 3.465\text{ V}$
Efficiency at $I_{ISO}(\text{MAX})$ <sup>1</sup>			34		%	$I_{ISO} = 60\text{ mA}$
$V_{DDP}$ Supply Current						
No $V_{ISO}$ Load	$I_{DDP}(\text{Q})$		14	20	mA	
Full $V_{ISO}$ Load	$I_{DDP}(\text{MAX})$		190		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

<sup>1</sup> Maximum  $V_{ISO}$  output current is derated by 2.0 mA/°C for  $T_A > 85^\circ\text{C}$ .

## ELECTRICAL CHARACTERISTICS—5.0 V OPERATION DIGITAL ISOLATOR CHANNELS ONLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 5.0\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $4.5\text{ V} \leq V_{DD1}$ ,  $V_{DD2} \leq 5.5\text{ V}$  and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 5. Data Channel Supply Current Specifications

		1 Mbps			10 Mbps			100 Mbps				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT												C <sub>L</sub> = 0 pF
ADuM6221ABRNZ5												
	I <sub>DD1</sub>	4.2	8.4		4.5	8.5		8.0	12.0	mA		
	I <sub>DD2</sub>	2.3	4.5		2.8	5.7		8.8	12.0	mA		
ADuM6221ABRNZ3												
	I <sub>DD1</sub>	4.2	8.4		4.5	8.5		8.0	12.0	mA		
	I <sub>DD2</sub>	2.3	4.5		2.8	5.7		9.4	15.0	mA		

## SPECIFICATIONS

Table 6. Switching Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within pulse-width distortion (PWD) limit
Data Rate				100	Mbps	Within PWD limit
Propagation Delay	$t_{PHL}$ , $t_{PLH}$	7.0	10	15	ns	50% input to 50% output
Pulse-Width Distortion	PWD		1	5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	$t_{PSK}$			8.0	ns	Between any two units at the same temperature, voltage, and load
Channel Matching			1	5.0	ns	
Jitter			816		ps p-p	

Table 7. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Threshold						
Logic High	$V_{IH}$	$0.7 \times V_{DDX}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDX}$	V	
Output Voltage						
Logic High	$V_{OH}$	$V_{DDX} - 0.2$	$V_{DDX}$		V	$I_{OX}^1 = -20 \mu A$ , $V_{IX} = V_{IXH}^2$
		$V_{DDX} - 0.5$	$V_{DDX} - 0.2$		V	$I_{OX}^1 = -3.2 \text{ mA}$ , $V_{IX} = V_{IXH}^2$
Logic Low	$V_{OL}$		0.0	0.1	V	$I_{OX}^1 = 20 \mu A$ , $V_{IX} = V_{IXL}^3$
			0.0	0.4	V	$I_{OX}^1 = 3.2 \text{ mA}$ , $V_{IX} = V_{IXL}^3$
Undervoltage Lockout	UVLO					$V_{DD1}$ , $V_{DD2}$ , and $V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		1.6		V	
Negative Going Threshold	$V_{UV-}$		1.5		V	
Hysteresis	$V_{UVH}$		0.1		V	
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu A$	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$
Quiescent Supply Current						
	$I_{DD1(Q)}$		0.5	1.4	mA	$V_{IX} = \text{Logic 0}$
	$I_{DD2(Q)}$		0.9	1.5	mA	$V_{IX} = \text{Logic 0}$
	$I_{DD1(Q)}$		7.5	14	mA	$V_{IX} = \text{Logic 1}$
	$I_{DD2(Q)}$		3.3	6.2	mA	$V_{IX} = \text{Logic 1}$
Dynamic Supply Current						
Input	$I_{DDI(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Output	$I_{DDO(D)}$		0.02		mA/Mbps	Inputs switching, 50% duty cycle
AC SPECIFICATIONS						
Output Rise Time/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	$ CM_H $	75	100		kV/ $\mu s$	$V_{IX} = V_{DD1}$ or $V_{ISO}$ , common-mode voltage $V_{CM} = 1000 \text{ V}$
	$ CM_L $	75	100		kV/ $\mu s$	$V_{IX} = 0 \text{ V}$ , $V_{CM} = 1000 \text{ V}$

<sup>1</sup>  $I_{OX}$  is the Channel x output current, where x means A or B.<sup>2</sup>  $V_{IXH}$  is the input side logic high.<sup>3</sup>  $V_{IXL}$  is the input side logic low.<sup>4</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output  $V_O > 0.8 V_{DDX}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 \text{ V}$ . The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—3.3 V OPERATION DIGITAL ISOLATOR CHANNELS ONLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.3\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $3.0\text{ V} \leq V_{DD1}$ ,  $V_{DD2} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 8. Data Channel Supply Current Specifications

		1 Mbps			10 Mbps			100 Mbps				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT												C <sub>L</sub> = 0 pF
ADuM6221ABRNZ5												
	I <sub>DD1</sub>	4.0	8.3		4.3	8.4		7.1	11.6	mA		
	I <sub>DD2</sub>	2.1	4.4		2.7	5.6		8.0	11.6	mA		
ADuM6221ABRNZ3												
	I <sub>DD1</sub>	4.0	8.3		4.3	8.4		7.1	11.6	mA		
	I <sub>DD2</sub>	2.1	4.4		2.7	5.6		8.0	12.0	mA		

Table 9. Switching Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate				100	Mbps	Within PWD limit
Propagation Delay	$t_{PHL}$ , $t_{PLH}$	7.0	10	16	ns	50% input to 50% output
Pulse-Width Distortion	PWD		1.0	5.0	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/ $^\circ\text{C}$	
Propagation Delay Skew	$t_{PSK}$			8.0	ns	Between any two units at the same temperature, voltage, and load
Channel Matching			1	5.0	ns	
Jitter			816		ps p-p	

Table 10. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Threshold						
Logic High	$V_{IH}$	$0.7 \times V_{DDx}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDx}$	V	
Output Voltage						
Logic High	$V_{OH}$	$V_{DDx} - 0.2$	$V_{DDx}$		V	$I_{Ox}^1 = -20\text{ }\mu\text{A}$ , $V_{Ix} = V_{IxH}^2$
		$V_{DDx} - 0.5$	$V_{DDx} - 0.2$		V	$I_{Ox}^1 = -3.2\text{ mA}$ , $V_{Ix} = V_{IxH}^2$
Logic Low	$V_{OL}$		0.0	0.1	V	$I_{Ox}^1 = 20\text{ }\mu\text{A}$ , $V_{Ix} = V_{IxL}^3$
			0.0	0.4	V	$I_{Ox}^1 = 3.2\text{ mA}$ , $V_{Ix} = V_{IxL}^3$
Undervoltage Lockout	UVLO					$V_{DD1}$ , $V_{DD2}$ , and $V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		1.6		V	
Negative Going Threshold	$V_{UV-}$		1.5		V	
Hysteresis	$V_{UVH}$		0.1		V	
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{Ix} \leq V_{DDx}$
Quiescent Supply Current						
	$I_{DD1(Q)}$		0.48	1.1	mA	$V_{Ix} = \text{Logic 0}$
	$I_{DD2(Q)}$		0.8	1.5	mA	$V_{Ix} = \text{Logic 0}$
	$I_{DD1(Q)}$		7.4	13.5	mA	$V_{Ix} = \text{Logic 1}$
	$I_{DD2(Q)}$		3.2	6.2	mA	$V_{Ix} = \text{Logic 1}$

## SPECIFICATIONS

Table 10. Input and Output Characteristics (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Dynamic Supply Current						
Dynamic Input	$I_{DDI(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	$I_{DDO(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	$ CM_H $	75	100		kV/ $\mu$ s	$V_{IX} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000$ V
	$ CM_L $	75	100		kV/ $\mu$ s	$V_{IX} = 0$ V, $V_{CM} = 1000$ V

<sup>1</sup>  $I_{OX}$  is the Channel x output current, where x means A or B.

<sup>2</sup>  $V_{IXH}$  is the input side logic high.

<sup>3</sup>  $V_{IXL}$  is the input side logic low.

<sup>4</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output  $V_O > 0.8 V_{DDX}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8$  V. The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS—2.5 V OPERATION DIGITAL ISOLATOR CHANNELS ONLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 2.5$  V. Minimum and maximum specifications apply over the entire recommended operation range:  $2.25 \text{ V} \leq V_{DD1}$ ,  $V_{DD2} \leq 2.75$  V, and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 11. Data Channel Supply Current Specifications

		1 Mbps			10 Mbps			100 Mbps				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT												C <sub>L</sub> = 0 pF
ADuM6221ABRNZ5 and ADuM6221ABRNZ3												
	I <sub>DD1</sub>	4.2	8.0		4.4	8.2		6.7	11.5		mA	
	I <sub>DD2</sub>	2.3	4.4		2.4	5.4		6.5	10.0		mA	

Table 12. Switching Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate				100	Mbps	Within PWD limit
Propagation Delay	$t_{PHL}, t_{PLH}$	8.0	11	16	ns	50% input to 50% output
Pulse-Width Distortion	PWD		1.0	5.0	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/ $^\circ\text{C}$	
Propagation Delay Skew	$t_{PSK}$			8.0	ns	Between any two units at the same temperature, voltage, and load
Channel Matching			1	5.0	ns	
Jitter			816		ps p-p	

Table 13. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Threshold						
Logic High	$V_{IH}$	$0.7 \times V_{DDX}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDX}$	V	

## SPECIFICATIONS

Table 13. Input and Output Characteristics (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Output Voltage						
Logic High	$V_{OH}$	$V_{DDX} - 0.2$	$V_{DDX}$		V	$I_{OX}^1 = -20 \mu A$ , $V_{IX} = V_{IXH}^2$
		$V_{DDX} - 0.5$	$V_{DDX} - 0.2$		V	$I_{OX}^1 = -3.2 \text{ mA}$ , $V_{IX} = V_{IXH}^2$
Logic Low	$V_{OL}$		0.0	0.1	V	$I_{OX}^1 = 20 \mu A$ , $V_{IX} = V_{IXL}^3$
			0.0	0.4	V	$I_{OX}^1 = 3.2 \text{ mA}$ , $V_{IX} = V_{IXL}^3$
Undervoltage Lockout	UVLO					$V_{DD1}$ , $V_{DD2}$ , and $V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		1.6		V	
Negative Going Threshold	$V_{UV-}$		1.5		V	
Hysteresis	$V_{UVH}$		0.1		V	
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu A$	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$
Quiescent Supply Current						
	$I_{DD1(Q)}$		0.5	1.0	mA	$V_{IX} = \text{Logic 0}$
	$I_{DD2(Q)}$		0.9	1.5	mA	$V_{IX} = \text{Logic 0}$
	$I_{DD1(Q)}$		7.4	13.5	mA	$V_{IX} = \text{Logic 1}$
	$I_{DD2(Q)}$		3.2	6.2	mA	$V_{IX} = \text{Logic 1}$
Dynamic Supply Current						
Dynamic Input	$I_{DDI(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	$I_{DDO(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	$ CM_H $	75	100		kV/ $\mu s$	$V_{IX} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000 \text{ V}$
	$ CM_L $	75	100		kV/ $\mu s$	$V_{IX} = 0 \text{ V}$ , $V_{CM} = 1000 \text{ V}$

<sup>1</sup>  $I_{OX}$  is the Channel x output current, where x means A or B.

<sup>2</sup>  $V_{IXH}$  is the input side logic high.

<sup>3</sup>  $V_{IXL}$  is the input side logic low.

<sup>4</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output  $V_O > 0.8 V_{DDX}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 \text{ V}$ . The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS—1.8 V OPERATION DIGITAL ISOLATOR CHANNELS ONLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 1.8 \text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $1.7 \text{ V} \leq V_{DD1}$ ,  $V_{DD2} \leq 1.9 \text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 14. Data Channel Supply Current Specifications

Parameter	Symbol	1 Mbps			10 Mbps			100 Mbps			Unit	Test Conditions/Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												$C_L = 0 \text{ pF}$
ADuM6221ABRNZ5 and ADuM6221ABRNZ3												
	$I_{DD1}$		4.1	8.0		4.4	8.0		6.7	11.5	mA	
	$I_{DD2}$		2.3	4.4		2.6	5.3		6.5	9.5	mA	



## SPECIFICATIONS

Table 15. Switching Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate				100	Mbps	Within PWD limit
Propagation Delay	$t_{PHL}$ , $t_{PLH}$	8.0	12	17	ns	50% input to 50% output
Pulse-Width Distortion	PWD		1.0	5.0	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	$t_{PSK}$			8.0	ns	Between any two units at the same temperature, voltage, and load
Channel Matching			1	5.0	ns	
Jitter			816		ps p-p	

Table 16. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Threshold						
Logic High	$V_{IH}$	$0.7 \times V_{DDx}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDx}$	V	
Output Voltages						
Logic High	$V_{OH}$	$V_{DDx} - 0.1$	$V_{DDx}$		V	$I_{Ox}^1 = -20 \mu A$ , $V_{Ix} = V_{IxH}^2$
		$V_{DDx} - 0.4$	$V_{DDx} - 0.2$		V	$I_{Ox}^1 = -3.2 \text{ mA}$ , $V_{Ix} = V_{IxH}^2$
Logic Low	$V_{OL}$		0.0	0.1	V	$I_{Ox}^1 = 20 \mu A$ , $V_{Ix} = V_{IxL}^3$
			0.2	0.4	V	$I_{Ox}^1 = 3.2 \text{ mA}$ , $V_{Ix} = V_{IxL}^3$
Undervoltage Lockout	UVLO					$V_{DD1}$ , $V_{DD2}$ , and $V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		1.6		V	
Negative Going Threshold	$V_{UV-}$		1.5		V	
Hysteresis	$V_{UVH}$		0.1		V	
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu A$	$0 \text{ V} \leq V_{Ix} \leq V_{DDx}$
Quiescent Supply Current						
	$I_{DD1(Q)}$		0.5	1.0	mA	$V_{Ix} = \text{Logic 0}$
	$I_{DD2(Q)}$		0.9	1.4	mA	$V_{Ix} = \text{Logic 0}$
	$I_{DD1(Q)}$		7.5	13.5	mA	$V_{Ix} = \text{Logic 1}$
	$I_{DD2(Q)}$		3.2	6.2	mA	$V_{Ix} = \text{Logic 1}$
Dynamic Supply Current						
Input	$I_{DDI(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Output	$I_{DDO(D)}$		0.01		mA/Mbps	Inputs switching, 50% duty cycle
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	$ CM_H $	75	100		kV/ $\mu s$	$V_{Ix} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000 \text{ V}$
	$ CM_L $	75	100		kV/ $\mu s$	$V_{Ix} = 0 \text{ V}$ , $V_{CM} = 1000 \text{ V}$

<sup>1</sup>  $I_{Ox}$  is the Channel x output current, where x means A or B.<sup>2</sup>  $V_{IxH}$  is the input side logic high.<sup>3</sup>  $V_{IxL}$  is the input side logic low.<sup>4</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output  $V_O > 0.8 V_{DDx}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 \text{ V}$ . The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

## SPECIFICATIONS

## PACKAGE CHARACTERISTICS

Table 17. Thermal and Isolation Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	Frequency = 1 MHz
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		pF	
Input Capacitance <sup>2</sup>	C <sub>I</sub>		4.0		pF	
IC Junction to Ambient Thermal Resistance	θ <sub>JA</sub>		45		°C/W	Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces <sup>3</sup>

<sup>1</sup> The device is considered a 2-terminal device: Pin 1 to Pin 14 are shorted together, and Pin 15 to Pin 28 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>3</sup> For thermal model definitions, see the [Thermal Analysis](#) section.

## REGULATORY APPROVALS

Table 18. Regulatory Approvals

Regulatory Agency	Standard Certification/Approval	File
UL	Recognized under 1577 component recognition program Single protection, 5000 V rms <sup>1</sup> isolation voltage	Pending
VDE (Pending)	Certified according to IEC 60747-17 Reinforced insulation, V <sub>IORM</sub> = 596 V peak <sup>2</sup> , V <sub>IOSM</sub> = 7,700 V peak Transient voltage, V <sub>IOTM</sub> = 7,000 V peak	Pending
CSA <sup>3</sup> (Pending)	CSA 62368-1-19, IEC 62368-1:2018 Ed. 3, and EN 62368-1:2020: Basic insulation at 830 V rms (1173 V peak) Reinforced insulation at 415 V rms (586 V peak)	Pending
TÜV Süd (Pending)	CSA 61010-1-12 and IEC 61010-1 Ed. 3: Basic insulation at 600 V rms (848 V peak) Reinforced insulation at 300 V rms (424 V peak) CSA 60601-1:14 and IEC 60601-1 Ed. 3: Basic insulation (1 means of patient protection (1 MOPP)), 250 V rms	Pending
CQC (Pending)	Certified as component level device EN 62368-1: 2020+A11:2020 Certified by CQC11-471543-2012, GB4943.1-2011: Basic insulation at 815 V rms (1173 V peak) Reinforced insulation at 415 V rms (586 V peak)	Pending

<sup>1</sup> In accordance with UL 1577, each product is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec.

<sup>2</sup> In accordance with IEC 60747-17, each product is proof tested by applying an insulation test voltage ≥ 1118 V peak for 1 sec (partial discharge detection limit = 5 pC).

<sup>3</sup> Working voltages are quoted for Pollution Degree 2, Material Group III.

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 19. Critical Safety Related Dimensions and Material Properties

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.3	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.3	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the PCB	L (PCB)	8.3	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		25.5	μm min	Minimum distance through insulation

## SPECIFICATIONS

Table 19. Critical Safety Related Dimensions and Material Properties (Continued)

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN IEC 112/VDE 0303, Part 1
Isolation Group		I		Material group (DIN VDE 0110, 1/89, Table 1)

## IEC 60747-17 INSULATION CHARACTERISTICS

The ADuM6221A is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (\*) marking on packages denotes IEC 60747-17 approval.

Table 20. VDE Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110			I to IV	
For Rated Mains Voltage $\leq 150$ V rms			I to IV	
For Rated Mains Voltage $\leq 300$ V rms			I to IV	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		$V_{IORM}$	596	V peak
Input to Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge $< 5$ pC	$V_{PR}$	1118	V peak
Input to Output Test Voltage, Method a		$V_{PR}$		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	894	V peak
	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	715	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3				
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ sec	$V_{IOTM}$	7000	V peak
Withstand Isolation Voltage	1-minute withstand rating	$V_{ISO}$	5000	V rms
Surge Isolation Voltage Reinforced	$V_{IOSM(TEST)} = 10$ kV; 1.2 $\mu$ s rise time; 50 $\mu$ s, 50% fall time	$V_{IOSM}$	7700	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		$T_S$	150	$^{\circ}\text{C}$
Total Power Dissipation at $25^{\circ}\text{C}$		$I_{S1}$	2.78	W
Insulation Resistance at $T_S$	$V_{IO} = 500$ V	$R_S$	$>10^9$	$\Omega$




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN EN 60747-5-2

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 21. Absolute Maximum Ratings**

Parameter	Rating
Supply Voltages ( $V_{DD1}$ , $V_{DDP}$ , $V_{DD2}$ , $V_{ISO}$ ) <sup>1</sup>	-0.5 V to +7.0 V
$V_{ISO}$ Supply Current <sup>2</sup>	100 mA
Input Voltage ( $V_{IA}$ , $V_{IB}$ , $V_{SEL}$ , $PDIS$ ) <sup>1, 3</sup>	-0.5 V to $V_{DD1} + 0.5$ V
Output Voltage ( $V_{OA}$ , $V_{OB}$ ) <sup>1, 3</sup>	-0.5 V to $V_{DDO} + 0.5$ V
Average Output Current Per Data Output Pin <sup>4</sup>	-10 mA to +10 mA
Common-Mode Transients <sup>5</sup>	-200 kV/ $\mu\text{s}$ to +200 kV/ $\mu\text{s}$
Temperature	
Storage ( $T_{ST}$ )	-55°C to +150°C
Ambient Operating	-40°C to +125°C

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The  $V_{ISO}$  pin may provide current for DC and dynamic loads when connected to  $V_{DD2}$ . This current must be included when determining the total  $V_{ISO}$  supply current. For ambient temperatures between 85°C and 125°C, the maximum allowed current is reduced.

<sup>3</sup>  $V_{DD1}$  and  $V_{DDO}$  refer to the supply voltages on the input and output sides of a given channel, respectively. For more details, see the [PCB Layout](#) section.

<sup>4</sup> For the maximum rated current values for various temperatures, see [Figure 2](#).

<sup>5</sup> Common-mode transients refer to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. ADuM6221A Pin Configuration

Table 22. ADuM6221A Pin Function Descriptions

Pin Number	Mnemonic	Description
1	V <sub>DD1</sub>	Power Supply for the Side 1 Logic Circuits of the Device. V <sub>DD1</sub> requires a 0.10 $\mu$ F bypass capacitor to GND <sub>1</sub> . V <sub>DD1</sub> is independent of V <sub>DDP</sub> and can operate with power supply voltages between 1.7 V and 5.5 V.
2, 3, 4, 5, 8, 10, 12, 14	GND <sub>1</sub>	Ground 1. Ground references for the primary isolator. Pin 2, Pin 3, Pin 4, Pin 5, Pin 8, Pin 10, Pin 12, and Pin 14 are internally connected, and it is recommended to connect the GND <sub>1</sub> pins to a common ground.
6	V <sub>IA</sub>	Logic Input A.
7	V <sub>OB</sub>	Logic Output B.
9	PDIS	Power Disable. When PDIS is connected to GND <sub>1</sub> , the power converter is active. When a logic high voltage is applied to PDIS, the power supply enters low power standby mode.
11	V <sub>DDP</sub>	DC-to-DC Converter Supply Voltage. 3.0 V to 5.5 V. V <sub>DDP</sub> requires 0.10 $\mu$ F and 10 $\mu$ F bypass capacitors to GND <sub>1</sub> . ADuM6221ABRNZ3 is to be used in the 3.3 V to 3.3 V configuration. ADuM6221ABRNZ5 is to be used in the 5 V to 3.3 V and 5 V to 5 V configuration.
13, 16	NIC	Not Internally Connected. These pins are not connected internally.
15, 17, 19	GND <sub>ISO</sub>	Grounds for the Isolated DC-to-DC Converter. For low EMI, see recommendations listed under PCB layout. The GND <sub>ISO</sub> pins are internally isolated from GND <sub>2</sub> .
18	V <sub>ISO</sub>	Secondary Supply Voltage Output for External Loads. V <sub>ISO</sub> requires 0.10 $\mu$ F and 10 $\mu$ F capacitors to GND <sub>ISO</sub> . For low EMI, see the recommendations shown in the <a href="#">PCB Layout</a> section. ADuM6221ABRNZ3 is to be used in the 3.3 V to 3.3 V configuration. ADuM6221ABRNZ5 is to be used in the 5 V to 3.3 V and 5 V to 5 V configuration.
20	V <sub>SEL</sub>	Output Voltage Select Input. Connect V <sub>SEL</sub> to V <sub>ISO</sub> for a 5 V output or to GND <sub>ISO</sub> for a 3.3 V output.
21, 26, 27	GND <sub>2</sub>	Ground References for V <sub>DD2</sub> on Side 2. It is recommended that the GND <sub>2</sub> pins be connected together. The GND <sub>2</sub> pins are internally isolated from GND <sub>ISO</sub> .
22	V <sub>IB</sub>	Logic Input B.
23	V <sub>OA</sub>	Logic Output A.
24, 25	NC	No Connect.
28	V <sub>DD2</sub>	Power Supply for the Side 2 Logic Circuits of the Device. V <sub>DD2</sub> requires a 100 nF bypass capacitor. V <sub>DD2</sub> is independent of V <sub>ISO</sub> and can operate with power supply voltages between 1.7 V and 5.5 V.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

## TRUTH TABLE

Table 23. Data Section Truth Table (Positive Logic)

$V_{DDI}$ State <sup>1</sup>	$V_{IX}$ Input <sup>1</sup>	$V_{DDO}$ State <sup>1</sup>	$V_{OX}$ Output <sup>1</sup>	Notes
Powered	High	Powered	High	Normal operation, data is high.
Powered	Low	Powered	Low	Normal operation, data is low.
Do not care	Do not care	Unpowered	High-Z	Output is off.
Unpowered	Low	Powered	Low	Output default low.
Unpowered	High	Powered	Indeterminate	If a high level is applied to an input when no supply is present, the input can parasitically power the input side, which may cause unpredictable operation.

<sup>1</sup>  $V_{DDI}$  and  $V_{DDO}$  refer to the supply voltages on the input and output sides of the given channel, respectively.  $V_{IX}$  and  $V_{OX}$  refer to the input and output signals of a given channel (Channel A or Channel B).

Table 24. Power Section Truth Table (Positive Logic)

$V_{DDP}$ (V)	$V_{SEL}$ Input	PDIS Input	$V_{ISO}$ (V)
5	High	Low	5
5	Do not care	High	0
5	Low	Low	3.3
3.3	Low	Low	3.3
3.3	High	Low	Condition not supported
3.3	Do not care	High	0

## TYPICAL PERFORMANCE CHARACTERISTICS















Figure 4. Power Supply Efficiency in Supported Power Configurations

Figure 5.  $I_{ISO}$  Output Current vs. Input Current in Supported Power ConfigurationsFigure 6. Total Power Dissipation vs.  $I_{ISO}$  Output Current in Supported Power ConfigurationsFigure 7. Short-Circuit Input Current ( $I_{DDP}$ ) and Power Dissipation vs.  $V_{DDP}$ Figure 8.  $V_{ISO}$  Transient Load Response, 5 V Output, 10% to 90% Load StepFigure 9.  $V_{ISO}$  Transient Load Response, 5 V Input, 3.3 V Output, 10% to 90% Load Step

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 10.  $V_{ISO}$  vs.  $I_{ISO}$  Output Current, Input = 5 V,  $V_{ISO}$  = 5 VFigure 11.  $V_{ISO}$  vs.  $I_{ISO}$  Output Current, Input = 5 V,  $V_{ISO}$  = 3.3 VFigure 12.  $V_{ISO}$  vs. Temperature, Input = 5 V,  $V_{ISO}$  = 5 VFigure 13.  $V_{ISO}$  vs. Temperature, Input = 3.3 V,  $V_{ISO}$  = 3.3 VFigure 14. Output Voltage Ripple at 90% Load,  $V_{ISO}$  = 5 VFigure 15. Output Voltage Ripple at 90% Load,  $V_{ISO}$  = 3.3 V



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 16. 5 V Input to 5 V Output V<sub>ISO</sub> Start-Up Transient at 10% and 90% Load




Figure 17. 5 V Input to 3.3 V Output V<sub>ISO</sub> Start-Up Transient at 10% and 90% Load

**TERMINOLOGY****I<sub>DD1</sub>**

I<sub>DD1</sub> is the supply current required for the primary side of the digital isolator.

**I<sub>DD2</sub>**

I<sub>DD2</sub> is the supply current required for the secondary side of the digital isolator.

**I<sub>DDP</sub>**

I<sub>DDP</sub> is the supply current required for the primary side of the isolated DC-to-DC converter.

**I<sub>ISO</sub>**

I<sub>ISO</sub> is the available isolated current supply available to an external load.

**Propagation Delay, t<sub>PHL</sub>**

t<sub>PHL</sub> is measured from the 50% level of the falling edge of the V<sub>IX</sub> signal to the 50% level of the falling edge of the V<sub>OX</sub> signal.

**Propagation Delay, t<sub>PLH</sub>**

t<sub>PLH</sub> is measured from the 50% level of the rising edge of the V<sub>IX</sub> signal to the 50% level of the rising edge of the V<sub>OX</sub> signal.

**Propagation Delay Skew, t<sub>PSK</sub>**

t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

**Minimum Pulse Width**

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

**Maximum Data Rate**

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.


## THEORY OF OPERATION

The DC-to-DC converter section of the ADuM6221A works on principles that are common to most modern power supplies. The ADuM6221A have a split controller architecture with isolated PWM feedback.  $V_{DDP}$  power is supplied to an oscillating circuit that switches current into a chip scale, air core transformer. Power transferred to the secondary side is rectified and regulated to a value of 3.3 V or 5 V, which depends on the setting of the  $V_{SEL}$  pin. The secondary ( $V_{ISO}$ ) side controller regulates the output by creating a PWM control signal that is sent to the primary ( $V_{DDP}$ ) side by a dedicated iCoupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

The ADuM6221A implement undervoltage lockout (UVLO) with hysteresis on the primary and the secondary side input and output pins as well as the  $V_{DDP}$  power input. This feature ensures that the converter does not enter oscillation due to noisy input power or slow power-on ramp rates.

The digital isolator channels use a high frequency carrier to transmit data across the isolation barrier using iCoupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying technique and the differential architecture shown in [Figure 18](#), the digital isolator channels have low propagation delay and high speed. Internal regulators and input and output design techniques allow logic and supply voltages over a wide range from 1.7 V to 5.5 V, which offers the voltage translation of 1.8 V, 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum on/off keying carrier and other techniques.

[Figure 18](#) shows the waveforms of the digital isolator channels that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state sets the output to low.



**Figure 18. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State,  $V_{IN}$  is the Input Voltage and  $V_{OUT}$  is the Output Voltage**

# APPLICATIONS INFORMATION

## PCB LAYOUT

The ADuM6221A digital isolator with an *isoPower* integrated DC-to-DC converter require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 19, Figure 20, and Figure 21). For proper data channel operation, low equivalent series resistance (ESR) bypass capacitors of 0.01  $\mu\text{F}$  to 0.1  $\mu\text{F}$  are required between the  $V_{DD1}$  and  $\text{GND}_1$  pins as close to the chip pads as possible. Low ESR bypass capacitors of 0.1  $\mu\text{F}$  or 0.22  $\mu\text{F}$  are required between the  $V_{ISO}$  and  $\text{GND}_{ISO}$  pins as close to the chip pads as possible (see the  $C_{ISO}$  notes in Figure 20 and Figure 21). Installing the bypass capacitor with traces more than 2 mm in length may result in data corruption. The *isoPower* inputs require several passive components to bypass the power effectively, as well as set the output voltage.




Figure 19.  $V_{DD1}$  and  $V_{DDP}$  Bias and Bypass Components




Figure 20.  $V_{DD2}$  and  $V_{ISO}$  Bias and Bypass Components

The power supply section of the ADuM6221A use a 180 MHz oscillator frequency to efficiently pass power through the chip scale transformers. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance and high frequency capacitor. Ripple suppression and proper regulation

require a large value capacitor. These capacitors are connected between the  $V_{DDP}$  and  $\text{GND}_1$  pins and between the  $V_{ISO}$  and  $\text{GND}_{ISO}$  pins. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The required capacitor values are 0.1  $\mu\text{F}$  and 10  $\mu\text{F}$  for  $V_{DD1}$ . The smaller capacitor must have a low ESR. For example, use of a ceramic capacitor is advised. The total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm.

To reduce the level of electromagnetic radiation, the impedance to high frequency currents between the  $V_{ISO}$  and the  $\text{GND}_{ISO}$  pins and the PCB trace connections can be increased. Using this method of electromagnetic interference (EMI) suppression controls the radiating signal at the signal source by placing surface-mount ferrite beads in series with the  $V_{ISO}$  and  $\text{GND}_{ISO}$  pins, as seen in Figure 21. Note that if ferrite beads are used, all guaranteed electrical specifications may not be met due to the additional series resistance (DCR). The impedance of the ferrite beads must be approximately 1.8 k $\Omega$  between the 100 MHz and 1 GHz frequency range to reduce the emissions at the 180 MHz primary switching frequency and the 360 MHz secondary side, which rectifies frequency and harmonics. For examples of appropriate surface-mount ferrite beads, see Table 25.

Table 25. Surface-Mount Ferrite Bead Examples

Manufacturer	Part Number	Size	DCR ( $\Omega$ )
Taiyo Yuden	BKH1005LM182-T	0402	2.0
Murata Electronics	BLM15HD182SN1	0402	2.2
Murata Electronics	BLM18HE152SN1	0603	0.5




Figure 21. Recommended PCB Layout

In applications involving high common-mode transients, ensure that the board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure these steps can cause voltage differentials between pins, which exceeds the absolute maximum ratings specified in Table 21, thereby leading to latch-up and/or permanent damage.

## APPLICATIONS INFORMATION

### THERMAL ANALYSIS

The ADuM6221A consists of five internal die attached to a split lead frame with two die attach pads. For the purposes of thermal analysis, the die is treated as a thermal unit, with the highest junction temperature reflected in the  $\theta_{JA}$  value from [Table 17](#). The value of  $\theta_{JA}$  is based on measurements taken with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM6221A can operate at full load. However, at temperatures above 85°C, derating the output current may be needed, as shown in [Figure 2](#).

### PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see [Figure 22](#)). The propagation delay to a logic low output may differ from the propagation delay to a logic high.




Figure 22. Propagation Delay Parameters

PWD is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM6221A component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM6221A components operating under the same conditions.

### ELECTROMAGNETIC COMPATIBILITY

The DC-to-DC converter section of the ADuM6221A components must, of necessity, operate at a high frequency to allow efficient power transfer through the small transformers, which creates high frequency currents that can propagate in circuit board ground and power planes, which requires proper power supply bypassing at the input and output supply pins (see [Figure 21](#)). Using proper layout and bypassing techniques, the DC-to-DC converter is designed to provide regulated and isolated power that is below CISPR 32/EN 55032 Class B limits up to 5 Mbps at full load on a 2-layer PCB with ferrites.

### POWER CONSUMPTION

The  $V_{DDP}$  power supply input only provides power to the converter. Power for the data channels is provided through  $V_{DD1}$  and  $V_{DD2}$ . These power supplies can be connected to  $V_{DDP}$  and  $V_{ISO}$  if required, or the supplies can receive power from an independent

source. Treat the converter as a standalone supply to be utilized at the discretion of the designer.

The  $V_{DD1}$  or  $V_{DD2}$  supply current at a given channel of the ADuM6221A isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

The  $V_{DD1}$  and  $V_{DD2}$  supply current and the total supply currents as a function of data rate for the ADuM6221A for an unloaded output condition are shown under typical supply and room temperature conditions in the figures shown in the [Typical Performance Characteristics](#) section. The total  $I_{SO}$  output current as a function of input current for the ADuM6221A is shown in [Figure 5](#). In addition, the total power dissipation as a function of output current is shown in [Figure 6](#).

### INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

#### Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the digital isolator channels are shown in [Table 19](#).

#### Insulation Wear Out

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

## APPLICATIONS INFORMATION

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as DC stress, which causes little wear out because there is no displacement current, and an AC component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz AC and DC across the barrier, as shown in Equation 1. Because only the AC portion of the stress causes wear out, the equation can be rearranged to solve for the AC rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the AC rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2} \quad (1)$$

or

$$V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2} \quad (2)$$

where:

$V_{RMS}$  is the total rms working voltage.

$V_{AC\ RMS}$  is the time varying portion of the working voltage.

$V_{DC}$  is the DC offset of the working voltage.

## Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V<sub>AC RMS</sub> and a 400 V<sub>DC</sub> bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance and lifetime of a device, see Figure 23 and the following equations.




Figure 23. Critical Voltage Example

The working voltage across the barrier from Equation 1 is:

$$V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466\text{ V}$$

This  $V_{RMS}$  value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the AC RMS voltage, use Equation 2.

$$V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC\ RMS} = \sqrt{466^2 - 400^2}$$

$$V_{AC\ RMS} = 240\text{ V rms}$$

In this case, the AC RMS voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage for the expected lifetime, which is less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the DC working voltage limit is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

OUTLINE DIMENSIONS




Figure 24. 28-Lead Standard Small Outline, Wide Body, with Finer Pitch [SOIC\_W\_FP] (RN-28-1)  
Dimensions Shown in millimeters

Updated: February 05, 2024

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM6221ABRNZ3	–40°C to +125°C	28-Lead SOIC_W_FP	Reel, 1000	RN-28-1
ADuM6221ABRNZ3-RL	–40°C to +125°C	28-Lead SOIC_W_FP		RN-28-1
ADuM6221ABRNZ5	–40°C to +125°C	28-Lead SOIC_W_FP	Reel, 1000	RN-28-1
ADuM6221ABRNZ5-RL	–40°C to +125°C	28-Lead SOIC_W_FP		RN-28-1

<sup>1</sup> Z = RoHS-Compliant Part.

EVALUATION BOARDS

Model <sup>1, 2</sup>	Description
EVAL-ADuM6421AURNZ	Evaluation Board

<sup>1</sup> Z = RoHS-Compliant Part.

<sup>2</sup> The EVAL-ADuM6421AURNZ is packaged without a device installed. The ADuM6221A must be ordered separately and installed.