

42V Quad, Gangable, Synchronous, Monolithic Step-Down Regulator

FEATURES

- Silent Switcher®2 Architecture
 - Ultralow EMI Emissions
 - Optional Spread Spectrum Modulation
- Two High Voltage Synchronous Buck Regulators
 - 3V to 42V Input Voltage Range
 - Output Currents Up to 2A per Channel
 - Channels May Be Connected in Parallel Using a Single Inductor
- Two Low Voltage Synchronous Buck Regulators
 - 3V to 8V Input Voltage Range
 - Output Currents up to 2A per Channel
 - Channels May Be Connected in Parallel Using a Single Inductor
- 12μA I_Q All Channels Active and No-Load
- Flexible Supply Sequencing and Control
- Adjustable and Synchronizable: 350kHz to 3MHz
- Available in 32-Pin LQFN (5mm × 5mm)
- AEC-Q100 Qualified for Automotive Applications

APPLICATIONS

- Automotive Systems
- Industrial Controls and Power Supplies

DESCRIPTION

The **LT®8686S** is a highly flexible, four-channel, current mode, monolithic regulator able to power a wide range of automotive and industrial applications while occupying minimal board space.



The LT8686S combines two 42V capable 2A buck regulators with two 8V capable 2A buck regulators. The two 42V regulators may be combined to provide up to 4A of output current using a single inductor. Similarly, the two 8V regulators may be combined to provide up to 4A of output current using a single inductor. Individual channel enable, track/soft-start and power good pins provide flexible power supply sequencing and control. The LT8686S features a Silent Switcher 2 architecture, plus selectable spread spectrum mode, to provide ultralow EMI/EMC emissions while delivering high efficiency at high switching frequencies.

The LT8686S incorporates thermal shutdown and individual channel cycle-by-cycle current limit for short-circuit protection and robust operation.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION

42V Input, Quad Output 2MHz Step-Down Regulator




LT8686S

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{IN1}, V_{IN2}	–0.3V to 42V
V_{IN3}, V_{IN4}	–0.3V to 10V
EN/UVLO, EN2, EN3, EN4.....	42V
PG1, PG2, PG3, PG4, SYNC/MODE.....	6V
BIAS.....	–0.3V to 14V
FB1, FB2, FB3, FB4.....	4V
TRK/SS1, TRK/SS2, TRK/SS3, TRK/SS4.....	4V
Operating Junction Temperature (Notes 2, 3)	
LT8686SJ	–40°C to 150°C
Storage Temperature Range	–65°C to 150°C
Maximum Reflow (Package Body) Temperature ...	260°C

PIN CONFIGURATION



ORDER INFORMATION

PART NUMBER	TAPE AND REEL	PAD FINISH	PART MARKING		PACKAGE TYPE*	MSL RATING	TEMPERATURE RANGE (SEE NOTE 2)
			DEVICE	FINISH CODE			
LT8686SJV#PBF	LT8686SJV#TRPBF	Au (RoHS)	8686S	e4	LQFN (Laminate Package with QFN Footprint)	3	–40°C to 150°C

AUTOMOTIVE PRODUCTS**

LT8686SJV#WPBF	LT8686SJV#WTRPBF	Au (RoHS)	8686S	e4	LQFN (Laminate Package with QFN Footprint)	3	–40°C to 150°C
----------------	------------------	-----------	-------	----	--	---	----------------

• Pad or ball finish code is per IPC/JEDEC J-STD-609.

• [Tape and reel specifications.](#)

• Parts ending with PBF are RoHS and WEEE compliant.

• [Recommended BGA PCB Assembly and Manufacturing Procedures.](#)

• [BGA Package and Tray Drawings](#)

*The LT8686S package has the same dimensions as a standard 5mm × 5mm QFN package.

**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 5\text{V}$, $f_{SW} = 2\text{MHz}$ unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Quiescent Current, Shutdown				0.5	1.5	μA
Total Operating Input Current, Burst	$V_{OUT1} = V_{BIAS} = 5\text{V}$, $V_{OUT2} = 3.3\text{V}$, $V_{OUT3} = 1.8\text{V}$, $V_{OUT4} = 1.2\text{V}$, $V_{SYNC/MODE} = 0\text{V}$, No Load			12		μA
Total Operating Input Current, Pulse-Skipping	$V_{OUT1} = 5\text{V}$, $V_{OUT2} = 3.3\text{V}$, $V_{OUT3} = 1.8\text{V}$, $V_{OUT4} = 1.2\text{V}$, $V_{SYNC/MODE} = \text{Floating}$, No Load			1100		μA
Switching Frequency	$R_{RT} = 154\text{k}$	●	0.28	0.35	0.45	MHz
	$R_{RT} = 22.6\text{k}$	●	1.8	2	2.25	MHz
	$R_{RT} = 13.7\text{k}$	●	2.65	3	3.4	MHz
SYNC Threshold Voltage	V_{IL}	●			0.4	V
	V_{IH}	●	1.5			V
SYNC/MODE Pin Input Current	$V_{SYNC/MODE} = 6\text{V}$			75		μA
Internal V_{CC} Regulator				3.4		V
Internal V_{CC} Undervoltage Lockout	Falling		2.3	2.4	2.5	V
BIAS Pin Threshold				4.5		V
Channels 1, 2						
Minimum Input Voltage (CH1 Only)		●		2.8	3.0	V
Feedback Reference Voltage		●	0.786	0.8	0.812	V
Feedback Input Current		●	-100	0	100	nA
V_{FB1} , V_{FB2} Line Regulation	$V_{VIN1} = 3\text{V}$ to 42V			0.01		%/V
Peak Current Limit			3.5	4	4.5	A
Power MOSFET On-Resistance Main Switch (Top) Synchronous Switch (Bottom)	I_{SW1} , $I_{SW2} = 0.1\text{A}$			250		m Ω
	I_{SW1} , $I_{SW2} = 0.1\text{A}$			130		m Ω
EN/UVLO Threshold	EN/UVLO Falling	●	0.78	0.8	0.82	V
EN/UVLO Hysteresis				100		mV
EN/UVLO Input Current	$V_{EN/UVLO} = 42\text{V}$		-250	0	250	nA
EN2 Threshold	EN2 Falling	●	0.78	0.81	0.84	V
EN2 Hysteresis				50		mV
EN2 Input Current	$V_{EN2} = 42\text{V}$		-250	0	250	nA
PGOOD Upper Threshold Offset from V_{FB1} , V_{FB2}	V_{FB1} , V_{FB2} Rising	●	4.5	7.5	10	%
PGOOD Lower Threshold Offset from V_{FB1} , V_{FB2}	V_{FB1} , V_{FB2} Falling	●	-10	-7.5	-4.5	%
PGOOD Hysteresis				1.2		%
PGOOD Leakage	V_{PG1} , $V_{PG2} = 6\text{V}$		-250	0	250	nA
PGOOD Pull-Down Resistance	V_{PG1} , $V_{PG2} = 0.1\text{V}$			500	1200	Ω
TRK/SS1, TRK/SS2 Pull-Up Current	$V_{TRK/SS1}$, $V_{TRK/SS2} = 0\text{V}$			2.0		μA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 5\text{V}$, $f_{SW} = 2\text{MHz}$ unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Channels 3, 4						
Feedback Reference Voltage		●	0.786	0.8	0.812	V
Feedback Input Current		●	-100	0	100	nA
V_{FB3} , V_{FB4} Line Regulation	$V_{IN1} = 3\text{V to } 42\text{V}$			0.01		%/V
Peak Current Limit			3.5	4	4.5	A
Power MOSFET On-Resistance						
Main Switch	$I_{SW3}, I_{SW4} = 0.1\text{A}$			120		mΩ
Synchronous Switch (Bottom)	$I_{SW3}, I_{SW4} = 0.1\text{A}$			65		mΩ
EN3, EN4 Threshold	EN3, EN4 Falling	●	0.78	0.81	0.84	V
EN3, EN4 Hysteresis				50		mV
EN3, EN4 Input Current	$V_{EN3}, V_{EN4} = 42\text{V}$		-250	0	250	nA
PGOOD Upper Threshold Offset from V_{FB3} , V_{FB4}	V_{FB3}, V_{FB4} Rising	●	4.5	7.5	10	%
PGOOD Lower Threshold Offset from V_{FB3} , V_{FB4}	V_{FB3}, V_{FB4} Falling	●	-10	-7.5	-4.5	%
PGOOD Hysteresis				1.2		%
PGOOD Leakage	$V_{PG3}, V_{PG4} = 6\text{V}$		-250	0	250	nA
PGOOD Pull-Down Resistance	$V_{PG3}, V_{PG4} = 0.1\text{V}$			500	1200	Ω
TRK/SS3, TRK/SS4 Pull-Up Current	$V_{TRK/SS3}, V_{TRK/SS4} = 0\text{V}$			2.0		μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT8686SJ is specified over the -40°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Note the maximum ambient temperature consistent with


these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 3: This IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed the maximum operating junction temperature when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.


TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 3.3\text{V}$, $f_{sw} = 2\text{MHz}$, unless otherwise noted.


HV Channel Efficiency vs Load
 $V_{OUT} = 5\text{V}$, Burst Mode Operation




HV Channel Efficiency vs Load
 $V_{OUT} = 5\text{V}$, Pulse-Skipping Mode




LV Channel Efficiency vs Load
 $V_{OUT} = 1.8\text{V}$, Burst Mode Operation




LV Channel Efficiency vs Load
 $V_{OUT} = 1.8\text{V}$, Pulse-Skipping Mode




HV Channel Efficiency vs Frequency
 $V_{OUT} = 5\text{V}$, Burst Mode Operation




LV Channel Efficiency vs Frequency
 $V_{OUT} = 1.8\text{V}$, Burst Mode Operation




HV Channel Efficiency vs Load
CH1 and CH2 Shared $V_{OUT} = 5\text{V}$, Burst Mode Operation



LV Channel Efficiency vs Load
CH3 and CH4 Shared $V_{OUT} = 1.8\text{V}$, Burst Mode Operation




No Load Supply Current vs Temperature
Burst Mode Operation




TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 3.3\text{V}$, $f_{sw} = 2\text{MHz}$, unless otherwise noted.


HV Channel $R_{DS(ON)}$ vs Temperature




LV Channel $R_{DS(ON)}$ vs Temperature




Top MOSFET Current Limit vs Duty Cycle




Top MOSFET Current Limit vs Temperature




Enable Pin Falling Threshold vs Temperature




Enable Pin Current vs Voltage and Temperature




HV Channel Minimum On-Time vs Temperature



HV Channel Minimum Off-Time vs Temperature




HV Channel Minimum On-Time vs Temperature, CH1 and CH2 Shared




TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 3.3\text{V}$, $f_{sw} = 2\text{MHz}$, unless otherwise noted.


HV Channel Minimum Off-Time vs Temperature, CH1 and CH2 Shared




LV Channel Minimum On-Time vs Temperature




LV Channel Minimum On-Time vs Temperature, CH3 and CH4 Shared




Reference Voltage vs Temperature




HV Channel Load Regulation




LV Channel Load Regulation



Switching Frequency vs Temperature




HV Channel Switching Frequency vs Load, $R_T = 22.6\text{k}\Omega$




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 3.3\text{V}$, $f_{SW} = 2\text{MHz}$, unless otherwise noted.


LV Channel Switching Frequency vs Load, $R_T = 22.6\text{k}\Omega$




Switching Waveform Continuous Full Frequency Operation




Switching Waveform Burst Mode Operation




Switching Waveform Pulse-Skipping Operation




HV Channel Load Step



LV Channel Load Step



Conducted EMI Performance




DC3126A DEMO BOARD
(WITH EMI FILTER INSTALLED)
 $V_{EMI} = 14\text{V}$, $V_{OUT1} = 5\text{V}$, $V_{OUT2} = 3.3\text{V}$, $V_{OUT3} = 1.8\text{V}$, $V_{OUT4} = 1.2\text{V}$
 $I_{OUT1} = 2\text{A} - I_{VIN3} - I_{VIN4} - I_{BIAS}$, $I_{OUT2} = I_{OUT3} = I_{OUT4} = 2\text{A}$, $f_{SW} = 2\text{MHz}$

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{IN3} = V_{IN4} = 3.3\text{V}$, $f_{SW} = 2\text{MHz}$, unless otherwise noted.


Radiated EMI Performance Vertical Polarization (CISPR25 Radiated Emission Test with Class 5 Peak Limits)



DC3126A DEMO BOARD
(WITH EMI FILTER INSTALLED)
 $V_{EMI} = 14\text{V}$, $V_{OUT1} = 5\text{V}$, $V_{OUT2} = 3.3\text{V}$, $V_{OUT3} = 1.8\text{V}$, $V_{OUT4} = 1.2\text{V}$
 $I_{OUT1} = 2\text{A} - I_{VIN3} - I_{VIN4} - I_{BIAS}$, $I_{OUT2} = I_{OUT3} = I_{OUT4} = 2\text{A}$, $f_{SW} = 2\text{MHz}$

8686S G34

Radiated EMI Performance Horizontal Polarization (CISPR25 Radiated Emission Test with Class 5 Peak Limits)



DC3126A DEMO BOARD
(WITH EMI FILTER INSTALLED)
 $V_{EMI} = 14\text{V}$, $V_{OUT1} = 5\text{V}$, $V_{OUT2} = 3.3\text{V}$, $V_{OUT3} = 1.8\text{V}$, $V_{OUT4} = 1.2\text{V}$
 $I_{OUT1} = 2\text{A} - I_{VIN3} - I_{VIN4} - I_{BIAS}$, $I_{OUT2} = I_{OUT3} = I_{OUT4} = 2\text{A}$, $f_{SW} = 2\text{MHz}$

8686S G35

PIN FUNCTIONS

SW1, SW2, SW3, SW4 (Pins 1, 32, 25, 24): Channel Switch Pins. These pins are the outputs of each corresponding channel's internal power switches. When channels are operating independently, connect each SW pin to the corresponding channel's inductor and boost capacitor. When combining channels, tie the combined channel's SW pins together with a low impedance connection. SW traces on the PCB should be kept short for best efficiency and EMI performance.

BST1, BST2, BST3, BST4 (Pins 2, 31, 26, 23): Channel Boost Pins. These pins provide a drive voltage, higher than the supply voltage, to the gate of each channel's top power switch.

PG1, PG2, PG3, PG4 (Pins 3, 30, 27, 22): Open-Drain Power Good Output Pins. Each channel's PG pin is pulled to ground when the voltage at the corresponding FB pin is not within $\pm 7.5\%$ of the internal 0.8V reference. PG becomes high impedance once the voltage at the corresponding FB pin returns to within $\pm 6\%$ of the internal reference. PG outputs for enabled channels are valid for V_{IN1} voltages greater than 3V. PG outputs are pulled low for channels which are not enabled. When channels are combined, the dependent (slave) channel's PG pin should be open.

TRK/SS1, TRK/SS2, TRK/SS3, TRK/SS4 (Pins 4, 11, 14, 21): Output Tracking and Soft-Start Pins. These pins allow user control of output voltage ramp rate during start-up. A TRK/SSx voltage below 0.8V forces the channel to regulate the FBx pin to equal the TRK/SSx voltage. When TRK/SSx is above 0.8V, the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal 2 μ A pull-up current from INTV_{CC} on this pin allows a capacitor to program output voltage slew rate. When channels are combined, the dependent (slave) channel's TRK/SS pin should be open.

EN/UVLO (Pin 5): Channel 1 Enable and Undervoltage Lockout Pin. The LT8686S is in low power shutdown when this pin is below 0.4V regardless of the state of the remaining LT8686S enable pins. A voltage above 0.9V (rising) enables LT8686 operation and channel 1. A precision threshold at 0.8V (falling) allows this pin to be used

as an input undervoltage lockout by connecting a resistor divider between V_{IN1} and ground.

FB1 (Pin 6): Channel 1 Output Voltage Feedback Pin. Channel 1 regulates this pin to a precision, internal, 0.8V reference voltage. Connect this pin to the appropriate resistor divider network to program the desired output voltage.

EN2, EN3, EN4 (Pins 7, 18, 20): Channel Enable Pins. Each LT8686S channel is active when the voltage on its corresponding enable pin is above 0.9V (rising). A precision threshold at 0.81 (falling) allows each enable pin to act as a programmable undervoltage lockout by connecting a resistor divider between the corresponding input supply and ground. When channels are combined, the dependent (slave) channel's EN pin should be connected to the enable pin of the controlling (master) channel.

FB2 (Pin 8): Channel 2 Output Voltage Feedback Pin. Channel 2 regulates this pin to a precision, internal, 0.8V reference voltage. Connect this pin to the appropriate resistor divider network to program the desired output voltage. When this pin is tied to INTV_{CC}, channel 2 is combined with channel 1 to create a single output channel with increased output current capability. See the Applications Information section for more detail.

V_{IN1} (Pin 9): Channel 1 and Internal INTV_{CC} Regulator Power Supply Input. This pin should be closely decoupled to ground with a low ESR capacitor of value 2.2 μ F or greater.

V_{IN2} (Pin 10): Channel 2 Power Supply Input. This pin should be closely decoupled to ground with a low ESR capacitor of value 2.2 μ F or greater. This pin must be shorted to V_{IN1} when channel 2 is combined with channel 1.

SYNC/MODE (Pin 12): Mode Selection and External Synchronization Input Pin. This pin places all active LT8686S channels into high efficiency Burst Mode® operation when tied to ground. Tie this pin to ground with a 26k (5% tolerance or better) resistor to enable high efficiency Burst Mode with spread spectrum modulation. Float this pin to enable pulse-skipping mode. Tie

PIN FUNCTIONS

this pin to $INTV_{CC}$ to enable pulse-skipping mode with spread-spectrum modulation. When this pin is driven by an external clock source, the LT8686S will synchronize its switching frequency to that of the external clock and operate in pulse-skipping mode. Channels 1–4 clock phases default to 0° , 180° , 270° , and 90° , respectively when operating independently. When combining channels, the master channel determines the operating phase. See the Applications Information section for more detail.

RT (Pin 13): Switching Frequency Program Pin. Connect an external resistor from this pin to ground to program the LT8686S switching frequency from 350kHz to 3MHz. When using external clock synchronization, an R_T resistor must be selected to match the nominal incoming clock frequency. See the Applications Information section for more detail.

V_{IN3} (Pin 15): Channel 3 Power Supply Input. When driven from another LT8686S channel, the required decoupling capacitance for this pin is largely satisfied by the output capacitance of the driving channel. In this scenario, a low ESR capacitor of value $1\mu\text{F}$ or greater located close to the V_{IN3} pin is generally sufficient. If driven from an external source, this pin should be closely decoupled with a low ESR capacitor of value $4.7\mu\text{F}$ or greater.

V_{IN4} (Pin 16): Channel 4 Power Supply Input. When driven from another LT8686S channel, the required decoupling capacitance for this pin is largely satisfied by the output capacitance of the driving channel. In this scenario, a low ESR capacitor of value $1\mu\text{F}$ or greater located close to the V_{IN4} pin is generally sufficient. If driven from an external source, this pin should be closely decoupled with a low ESR capacitor of value $4.7\mu\text{F}$ or greater.

FB3 (Pin 17): Channel 3 Output Voltage Feedback Pin. Channel 3 regulates this pin to a precision, internal, 0.8V reference voltage. Connect this pin to the appropriate resistor divider network to program the desired output voltage.

FB4 (Pin 19): Channel 4 Output Voltage Feedback Pin. Channel 4 regulates this pin to a precision, internal, 0.8V reference voltage. Connect this pin to the appropriate resistor divider network to program the desired output voltage. When this pin is tied to $INTV_{CC}$, channel 4 is combined with channel 3 to create a single output channel with increased output current capability. See the Applications Information section for more detail.


$INTV_{CC}$ (Pin 28): Internal Regulator Output Pin. This regulator provides the supply current for the power MOSFET driver circuits and internal control circuitry. This pin should be decoupled to ground with a low ESR ceramic capacitor of value $4.7\mu\text{F}$. This capacitor should be placed close to the $INTV_{CC}$ pin with a low impedance connection to the exposed pad ground. This supply is not intended as a power supply output. Do not connect external circuitry to this pin.

BIAS (Pin 29): External Regulator Input Pin. The internal regulator, $INTV_{CC}$, will draw current from this supply instead of V_{IN1} when BIAS is tied to a voltage higher than 4.5V and V_{IN1} is greater than $V_{BIAS} + 1\text{V}$. Connecting this pin to a high efficiency supply, such as an LT8686S output channel regulating to 5V, improves overall efficiency by reducing the on-chip power consumption that would normally result when drawing current from V_{IN1} . When used, this pin should be decoupled to ground with a low ESR ceramic capacitor of value $0.1\mu\text{F}$ or greater. When driven by another LT8686S channel, the required decoupling capacitance may be satisfied with the output capacitance of the driving channel. When not used, tie this pin to ground.

GND (Exposed Pad Pins 33–36): Ground Pins. These pins must be soldered to the PCB to provide low impedance electrical contact to ground and good thermal contact to the PCB. See the Applications Information section for more detail.

CORNER PINS: These pins are for mechanical support only and can be tied anywhere on the PCB, typically ground.

BLOCK DIAGRAM



8686S BD

OPERATION

The LT8686S is a 42V input capable quad, monolithic, step-down regulator which incorporates Analog Device's 2nd generation Silent Switcher technology to allow fast switching edges for high efficiency at high switching frequency, while simultaneously achieving good EMI/EMC performance.

Channels 1 and 2 are designed to provide output currents up to 2A each from an input supply voltage as high as 42V. Channels 3 and 4 are designed to provide output currents up to 2A each from an input supply voltage as high as 8V. Higher output currents can be achieved by combining channels with a single inductor. For example, channels 1 and 2 can be combined using a single inductor to provide a regulated output up to 4A. Channels 3 and 4 can be combined using a single inductor to provide a regulated output up to 4A. Independent V_{IN} pins allow for the output of one channel to supply the input of the other channels.

START-UP

When enabled by setting the EN/UVLO voltage above its threshold, the LT8686S $INTV_{CC}$ regulator charges its output capacitor to supply the internal chip circuitry. Setting the EN/UVLO above 0.9V (rising) will enable the channel 1 regulator. Setting the EN/UVLO voltage below the UVLO threshold will put the part in low power shutdown mode regardless of the state of the other enable pins.

Channels 2, 3 and 4 are enabled by setting their respective enable pins above 0.9V (rising). When combining channels, connect the enable pin of the slave channel to that of the controlling channel. See "Combining Channels" in the Applications Information section for further detail.

BUCK REGULATOR OPERATION

Each channel is a monolithic, synchronous step-down regulator that operates from an independent V_{IN} pin. The internal top power MOSFET is turned on at the beginning of each oscillator cycle and turned off when the current flowing through the top MOSFET reaches a level determined by the error amplifier. The error amplifier measures the output voltage through an external resistor divider

tied to the FB pin to control the peak current in the top switch. The reference of the error amplifier is determined by the lower of the internal 0.8V reference and the voltage at its soft start (TRK/SSx) pin. While the top MOSFET is off, the bottom MOSFET is turned on for the remainder of the oscillator cycle or until the inductor current starts to reverse. In current overload conditions the bottom MOSFET will remain on, and the next clock cycle will be delayed until the switch current is reduced.

PRECISION ENABLE PINS

When driven below 0.4V, the EN/UVLO pin will place the LT8686S into low power shutdown mode. A voltage on the EN/UVLO pin above 0.9V (rising) will enable channel 1 operation. Channels 2, 3 and 4 are also activated by driving their respective EN2, EN3 and EN4 pins above 0.9V (rising).

A precision threshold of 0.8V (falling) allows the EN/UVLO to be used as an input undervoltage lockout by connecting a resistor divider between V_{IN1} and ground. Similarly, a precision threshold of 0.81V allows EN2, EN3, and EN4 to also be used as input undervoltage lockouts. See the Applications Information section for more details.

POWER GOOD COMPARATORS

Each channel has a power good comparator with an open-drain output that pulls its PG pin low when its feedback voltage is more than 7.5% above or below the reference voltage. The PG pin is released when the feedback pin is within 6% of the reference voltage. The PG outputs are not valid until $INTV_{CC}$ rises to 2.7V.

SWITCHING FREQUENCY

Each channel operates from a clock provided by an internal oscillator whose frequency is determined by an external resistor connected from the RT pin to ground. By selecting the appropriate external resistor value, the switching frequency may be configured from 350kHz to

OPERATION

3MHz. See the Applications Information section for further frequency selection information.

The oscillator generates four-clock phases. When operating independently, the relative phases of the channels are 0° for CH1, 180° for CH2, 270° for CH3 and 90° for CH4. Multiphase operation reduces input current ripple amplitude while increasing the ripple frequency resulting in lower required input capacitance. When combining channels, the master channel phase determines the combined channel's clock phase.

MODE SELECTION AND SYNCHRONIZATION

The LT8686S offers two primary operating modes, Burst Mode operation and pulse-skipping mode, plus the option to select frequency spread-spectrum for each. In pulse-skipping mode, all switching cycles remain aligned to the internal clock. Further, full switching frequency is maintained to lower load currents than Burst Mode operation. Conversely, Burst Mode operation reduces input current at low load currents, thereby achieving higher low load efficiency than pulse-skipping mode. Selecting spread-spectrum results in frequency modulation of the programmed clock frequency to reduce EMI/EMC emissions. When selected, the clock frequency will vary between the programmed frequency and the programmed frequency plus approximately 20%.

The SYNC/MODE pin is used to select the desired operating mode. To select low ripple, high efficiency Burst Mode operation, connect the SYNC/Mode pin to ground. Alternatively, connect a 26k (5% tolerance or better) resistor to enable low ripple high efficiency Burst Mode operation with spread spectrum. To select pulse-skipping mode, float the SYNC/MODE pin, or to enable pulse skipping with spread spectrum connect the SYNC/MODE pin to INTV_{CC}.

Finally, the LT8686S may be synchronized to an external clock source by driving the SYNC/MODE pin with a clock signal that has a minimum high voltage of 1.5V and maximum low voltage of 0.4V. The minimum required pulse width is 100ns for a high pulse and 100ns for a low pulse. When syncing, the R_T resistor should be chosen to set the LT8686S switching frequency close to the synchronization frequency. The LT8686S will operate in pulse-skipping mode while synchronized to an external clock.

INTV_{CC} REGULATOR

The INTV_{CC} regulator supplies internal LT8686S circuitry. The current draw will depend on the operating frequency, the higher the switching frequency, the greater the current drawn from INTV_{CC}. The regulator is supplied by V_{IN1} at start-up, but it will draw its supply current from bias if the bias voltage is above 4.5V and V_{VIN1} is greater than V_{BIAS} + 1V. If the BIAS pin is connected to a switching regulator channel ≥ 4.5V it will improve efficiency, reduce on-chip power dissipation, and lower the required current. The INTV_{CC} regulator may be used to configure other input pins and output pull-ups related to the LT8686S. It should not be used to connect to any components not related to the LT8686S to avoid unexpected interactions.

APPLICATIONS INFORMATION

The LT8686S combines four buck converters to provide a flexible system supply that can be configured to generate two to four regulated outputs while occupying minimal board space.

PRECISION UNDERVOLTAGE LOCKOUT

The accurate 0.8V threshold (falling) of the EN/UVLO pin enables a programmable LT8686S undervoltage lockout feature realized by connecting an external resistor divider between the V_{IN1} input supply pin and the EN/UVLO pin. An EN/UVLO logic low input turns off all channels regardless of the state of EN2, EN3, and EN4 pins.

The LT8686S UVLO divider circuit is shown in Figure 1. The UVLO threshold is given by Equation 1.

$$V_{(LT8686S_UVLO)} = \frac{R_{UV1} + R_{UV2}}{R_{UV2}} \cdot 0.8V \quad (1)$$




Figure 1. LT8686S UVLO Resistor Divider Connection

Similar to the EN/UVLO pin, the accurate 0.81V reference of the EN2, EN3 and EN4 pins enables a programmable undervoltage lockout feature for each corresponding channel, realized by connecting an external resistor divider between the respective channel's input supply pin and its EN pin.

The individual channel UVLO divider circuit is shown in Figure 2. The threshold is given by Equation 2.

$$V_{(CHAN_UVLO)} = \frac{R_{UV1} + R_{UV2}}{R_{UV2}} \cdot 0.81V \quad (2)$$




Figure 2. Individual Channel UVLO Resistor Divider Connection

SWITCHING FREQUENCY

Each channel operates from a clock provided by an internal oscillator whose frequency is determined by an external resistor connected from the R_T pin to ground. By selecting the appropriate external resistor value, the switching frequency may be programmed from 350kHz to 3MHz.

Table 1 shows the recommended value of the R_T resistor for some common switching frequencies.

Table 1. Switching Frequency (f_{SW}) vs R_T Value

SWITCHING FREQUENCY (MHz)	R_T (k Ω)
0.35	154
0.5	107
0.75	69
1.0	49.9
1.25	39.0
1.5	32.0
1.75	26.4
2.0	22.6
2.25	19.6
2.5	17.2
2.75	15.4
3.0	13.7

Equation 3 approximates the values shown in Table 1.

$$R_T = \frac{55.4}{f_{SW} - 0.002} - 5 \quad (3)$$

Where f_{SW} is in MHz, and R_T is k Ω . The R_T pin is sensitive to noise so the resistor should be placed close to the LT8686S and away from noise sources.

The oscillator generates four-clock phases. When operating independently, the relative phases of the channels are 0° for CH1, 180° for CH2, 270° for CH3 and 90° for CH4. When combining channels, the master channel phase determines the combined channel's clock phase.

APPLICATIONS INFORMATION

COMBINING CHANNELS

The LT8686S provides the ability to combine multiple regulators to create a single regulator capable of greater output current using a single inductor.

The allowed channel combinations are given in Table 2.

Table 2. Allowed Channel Combinations

	CONFIGURATION	NUMBER OF INDEPENDENT REGULATORS
1	1, 2, 3, 4	4
2	1, 2, 3 + 4	3
3	1 + 2, 3, 4	3
4	1 + 2, 3 + 4	2

When combining, the lowest numbered channel assumes control of the combined regulators. For example, with channel 1 and channel 2 combined, channel 1 assumes control (master) and channel 2 becomes dependent (slave). A feedback network is connected only to the master channel to program the combined regulator output voltage. The slave channel's feedback pin must be connected to $INTV_{CC}$.

Combined channels must have a low impedance connection between their respective V_{IN} pins, SW pins, and BST pins. Only a single inductor is connected to the combined SW pins. Though combined channels' BST pins are connected together, each channel should retain their individual boost capacitors.

A simplified application schematic showing sharing between channels 1 and 2 as well as channels 3 and 4 is given in Figure 3.

REVERSE INPUT PROTECTION

In some applications, such as battery charging or battery backup applications, an LT8686S channel output may be held high when its input is made to either float or is grounded.




Figure 3. Simplified Schematic of Channel Sharing

If the input to the channel is floated, and the LT8686S is enabled, then the LT8686S's internal circuitry will pull its quiescent current through the SW pin. If the input is floated, and the LT8686S is disabled, then the SW pin current will drop to less than 1 μA . If the input is grounded, an input protection diode is required to prevent reverse current from the output, through the top power MOSFET body diode (shown in the Block Diagram), out of the V_{INx} pin to the grounded input.

BUCK REGULATOR COMPONENT SELECTION

Setting the Output Voltages

The output voltages of the buck channels are set with a resistor divider from the output to the related FBx pin as shown in Figure 4.




Figure 4. Feedback Resistor Divider

APPLICATIONS INFORMATION

The value of R2 is best selected first as this establishes how much current is in the resistor divider network calculated as based on $I = 0.8V/R2$. The current should be chosen such that it is not influenced by anticipated leakage or noise. R1 can then be calculated with Equation 4.

$$R1 = R2 \cdot \left(\frac{V_{OUTX}}{0.8} - 1 \right) \quad (4)$$

C_{FF} can optionally be used to improve the transient response and stability of the internally compensated feedback loops. The values shown in the Typical Applications section will provide a good starting point for selecting C_{FF} , though careful evaluation of regulator stability should be made to ensure adequate design margin.

For the LT8686S's 42V input capable channels, the maximum allowed programmed output voltage is 14V.

When the 8V input capable channels are combined (channels 3 and 4), the maximum allowed programmed output voltage is 4V.

OPERATING FREQUENCY AND INPUT VOLTAGE RANGE

Each buck regulator's, minimum on-time, $t_{ON(MIN)}$, and minimum off-time, $t_{OFF(MIN)}$, impose limitations on the achievable duty cycle range and operating frequency. For buck regulators, the duty cycle is calculated with Equation 5.

$$D = \frac{V_{OUTX}}{V_{INX}} \quad (5)$$

Further, the minimum duty cycle achievable at a given operating frequency is calculated with Equation 6.

$$D_{MIN} = t_{ON(MIN)} \cdot f_{SW} \quad (6)$$

where f_{SW} is the programmed operating frequency.

The maximum duty cycle achievable at a given operating frequency is calculated with Equation 7.

$$D_{MAX} = 1 - (t_{OFF(MIN)} \cdot f_{SW}) \quad (7)$$

Combining Equation 6 and Equation 7, the minimum V_{IN} voltage while regulating at full frequency is given by Equation 8.

$$V_{INX(MIN)} = \frac{V_{OUTX}}{1 - (t_{OFF(MIN)} \cdot f_{SW})} \quad (8)$$

Below $V_{INX(MIN)}$, the buck regulator will enter dropout, and the top switch will stay on longer than a clock cycle. While operating in dropout, the buck regulator's output voltage will be below the programmed value.

The maximum V_{IN} voltage while regulating at full frequency is given by Equation 9.

$$V_{INX(MAX)} = \frac{V_{OUTX}}{t_{ON(MIN)} \cdot f_{SW}} \quad (9)$$

If the $V_{INX(MAX)}$ given above is exceeded during regulation, the buck regulator will skip switch-on cycles to maintain regulation.

INDUCTOR SELECTION

For a given input and output voltage, the inductor value and operating frequency determine the inductor ripple current. More specifically, the inductor ripple current decreases with higher inductor value or higher operating frequency according to Equation 10.

$$\Delta I_L = \left(\frac{V_{OUT}}{f_{SW} \cdot L} \right) \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (10)$$

where ΔI_L = inductor ripple current (A), f_{SW} = switching frequency (Hz), L = inductor value (H), and V_{IN} is the nominal input voltage rating. A trade-off between component size, efficiency and operating frequency can be seen from Equation 10. Accepting larger values of ΔI_L allows the use of lower value inductors but results in greater core loss in the inductor, greater ESR loss in the output capacitor, and larger output ripple.

APPLICATIONS INFORMATION

The inductor value should be chosen to give a peak-to-peak ripple current ΔI_L of between 35% and 45% of the rated channel output current at the nominal input voltage. Note, the rated channel output current is 2A for each individual channel and is 4A for combined channels. Rearranging Equation 10, select the inductor value according to Equation 11.

$$L = \left(\frac{V_{OUT}}{f_{SW} \cdot \Delta I_L} \right) \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (11)$$

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. In addition, for best efficiency the inductor series resistance should be as small as possible, and the core material should be intended for the application switching frequency.

The saturation current rating of the inductor must be higher than the load plus half the ripple current. This peak inductor current can be computed with Equation 12.

$$I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_L}{2} \quad (12)$$

where $I_{OUT(MAX)}$ is the maximum output current for a given application.

The optimum inductor for a given application may differ from the one indicated by this design guide. Careful evaluation of the application circuit should be completed with the chosen inductor to ensure adequate design margin.

INPUT CAPACITOR SELECTION

Buck, or step-down, converters draw current from the input supply in pulses with very fast rise and fall times. An input capacitor is required to reduce the resultant voltage ripple at the input and minimize EMI. For this function, a ceramic X7R or X5R bypass capacitor should be placed between each buck regulator's V_{IN} pin and ground. To be most effective, the input capacitor must have low impedance at the switching frequency and an adequate ripple current rating.

The worst-case ripple current occurs when V_{OUT} is one-half V_{IN} . Under this condition, the ripple current is given by Equation 13.

$$I_{CIN(RMS)} = \frac{I_{OUT}}{2} \quad (13)$$

Reasonable starting values for the input capacitance are 2.2 μ F for channels 1 and 2 and 1 μ F for channels 3 and 4.

When combining channels, the shared channel V_{IN} pins must be connected together, and the input capacitor should be chosen based on the total current supplied by the combined channels.

OUTPUT CAPACITOR SELECTION

The output capacitor performs two functions. First, it filters the inductor current to generate an output with low voltage ripple. Second, it stores energy to minimize droop and overshoot during transient loads. Because the LT8686S buck converters are able to operate at a high frequency, minimal output capacitance is necessary. The internally compensated current mode control loops are stable without requiring a minimum series resistance (ESR) in the output capacitor. Therefore, ceramic capacitors may be used and will result in very low output ripple.

An estimate for the output ripple is given by Equation 14 and Equation 15 for a given capacitor type.

$$V_{RIPPLE} = \frac{\Delta I_L}{8 \cdot f_{SW} \cdot C_{OUT}} \quad (14)$$

for ceramic capacitors, and

$$V_{RIPPLE} = \Delta I_L \cdot ESR \quad (15)$$

for aluminum or tantalum capacitors. V_{RIPPLE} is the peak-to-peak output ripple, f_{SW} is the switching frequency in MHz, ΔI_L is the peak-to-peak ripple current in the inductor, C_{OUT} is the output capacitor value in μ F and ESR is the output capacitor effective series resistance.

The low ESR and small size of ceramic capacitors make them the preferred type for LT8686S applications.

APPLICATIONS INFORMATION

However, not all ceramic capacitors are the same. Many of the higher value capacitors use dielectrics with high temperature and voltage coefficients. Y5V and Z5U types lose a large fraction of their capacitance with applied voltage and at temperature extremes. Because loop stability, transient response, ripple and EMI depend on the value of the input and output capacitors, it is best to use X5R (max 85°C), X7R (max 125°C) or X8R (max 150°C) capacitors depending on the operating temperature range.

Electrolytic capacitors are also an option. The ESRs of most aluminum electrolytic capacitors are too large to deliver low output ripple. Tantalum, as well as newer, lower ESR organic electrolytic capacitors intended for power supply use are suitable. Choose a capacitor with a low enough ESR for the required output ripple. Because the volume of the capacitor determines its ESR, both the size and value will be larger than a ceramic capacitor that would give similar ripple performance.

The Typical Applications section provides a reasonable starting point for output capacitor values. Careful evaluation of each application must be made to ensure adequate design margin.

BOOST CAPACITOR SELECTION

Connecting a capacitor between each channel's BST and SW pins creates an internal approximately 3.4V supply used to drive the internal power devices. For most applications, choosing a 0.1μF ceramic capacitor for this function works well.

Although the SW and BST pins of combined channels are connected at the board level to drive a single inductor, for robust operation, each of the combined channels must have its own boost capacitor connected between their respective BST and SW pins.

OUTPUT VOLTAGE TRACKING AND SOFT-START

The LT8686S's programmable channel soft-start feature, which controls the output voltage ramp time during

startup, combined with channel power good (PG) and enable (EN) functions, supports flexible startup sequencing and control. In addition, the soft-start feature can be used to reduce input surge current and prevent output voltage overshoot. To program the output voltage soft-start time, connect a capacitor between the channel's TRK/SS pin and ground according to Equation 16.

$$t_{ss} = \frac{C_{ss} \cdot 0.8V}{2\mu A} \quad (16)$$

where 2μA is the TRK/SS pull-up current and C_{SS} is the value of the capacitor in Farads.

The channel TRK/SSx pins are pulled down through approximately 300k, which will discharge the external soft-start capacitor when the part is shut down or during certain fault conditions.

For output voltage tracking, the channel TRK/SS pin can be driven by an external voltage source. More specifically, when driven with a voltage between 0V and 0.8V, the TRK/SS pin will override the internal 0.8V reference input to the error amplifier thus regulating the FB voltage to that present on the TRK/SS pin. When TRK/SS is above 0.8V, tracking is disabled, and the feedback voltage will regulate to the internal reference voltage.

When combining channels, slave channel TRK/SS pins should be open.

POWER GOOD COMPARATORS

Each LT8686S channel has a power good comparator with an open drain output pin, PGx. Each PG pin is pulled low when the corresponding feedback voltage is either above or below its reference voltage by more than 7.5%. See the Electrical Characteristics table for more information on each channel's power good thresholds. All PG pins will be pulled low when the part is shut down. Individual channel PG pins will be pulled low when their corresponding EN pin is low.

When combining channels, only the master channel PG pins are valid. Slave PG pins should be open.

APPLICATIONS INFORMATION

PCB LAYOUT

The LT8686S is specifically designed to minimize EMI/EMC emissions and to maximize efficiency when switching at high frequencies.

For proper operation and minimum EMI, care must be taken during printed circuit board layout. A recommended board layout is available with the latest LT8686S demo board. Some general guidelines are available in the remainder of this section.

Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer and connect the exposed GND pad to this layer. The exposed pad ground connection should be made with the maximum number of vias possible to reduce thermal and electrical impedance to the board ground. For best performance, maximize unbroken board ground planes in the vicinity of the LT8686S.

The SW and BST nodes should be made as small as possible to minimize noise coupling to sensitive traces. Minimize traces connecting to the RT and all FB pins and provide ground shielding as needed to minimize noise coupling to these sensitive nodes.

For each buck regulator, place input bypass capacitors close to the V_{INX} pins with a low impedance connection to the exposed pad through the ground plane mentioned above.

The recommended layer use for a 4-layer board is:

- Layer 1 (Components): use 2oz (70 μ m) copper. Unbroken high frequency/high current routing, including SW and BST node routing, plus inductor, input, and output capacitor placement. Ground fill on the remainder.
- Layer 2 (Internal): Unbroken ground plane.

- Layer 3 (Internal): Signal routing with ground plane on remainder.
- Layer 4 (Bottom): Use 2oz (70 μ m) copper. Use for remaining signal routing with ground fill on the remainder.

THERMAL CONSIDERATIONS

The exposed pad is the path for conducting heat from the silicon die to the PC board and the surrounding air. For good heat conduction, thermal vias should be placed under the device to conduct heat down to internal ground planes and the back side of the board. Multiple small vias work better than a few large ones as the copper plating of the via is a much better conductor than the solder which may or may not fill the via volume. The planes will distribute heat over a large area.

Power dissipated within the LT8686S will result in a junction temperature rise beyond the ambient temperature in proportion to the package thermal resistance, θ_{JA} ($^{\circ}$ C/W). The power dissipation within the LT8686S can be estimated from an efficiency measurement by calculating the total power loss, then subtracting power loss in components external to the LT8686S, such as inductor DCR loss. The maximum operating junction temperature is then estimated by multiplying the estimated LT8686S power loss by the package θ_{JA} and summing the result with the maximum application ambient temperature.

A good board design can achieve a θ_{JA} of 20 $^{\circ}$ C/W. If the calculation of maximum junction temperature indicates the LT8686S will operate near or above the allowed junction temperature, more precise thermal modeling may be required, or design changes must be made to reduce the die junction temperature. Design changes may include reducing V_{VINX} , reducing f_{SW} , or reducing the operating load current. Load current reduction may be achieved with

APPLICATIONS INFORMATION

either direct load current reduction or reducing the duty cycle or duration over which the maximum load current occurs. Die junction temperature can also be reduced by lowering the ambient temperature or the addition of air flow. Figure 5 shows the approximate allowable on chip power dissipation for a given ambient temperature using a $\theta_{JA} = 20^{\circ}\text{C/W}$.

The LT8686S contains an internal thermal shutdown feature that will stop switching if the die temperature rises to approximately 177°C . Switching will resume when the temperature falls approximately 5°C . This feature is not production tested and is intended as a failsafe only.





Figure 5. Maximum Loss vs Ambient Temperature

TYPICAL APPLICATIONS


42V Input, Quad Output 2MHz Step-Down Regulator with Spread Spectrum and Ratiometric Output Start-Up (Details of Front-Page Application)



*CURRENT AVAILABLE FROM OUT1: $2A - I_{VIN3} - I_{VIN4} - I_{BIAS}$
 **INDUCTOR VALUES CHOSEN FOR $V_{IN} = 12V$

8686S TA02a

Start-Up Sequencing




START-UP SEQUENCE:
 V_{IN} HIGH ENABLES HV CHANNELS
 HV CHANNELS TRACK RATIONOMETRICALLY
 V_{OUT1} HIGH ENABLES LV CHANNELS
 LV CHANNELS TRACK RATIONOMETRICALLY

8686S TA03a

Rev. A

TYPICAL APPLICATIONS

High Efficiency Quad Output Regulator Suitable for Driving Multiple LDO's or Remote Circuitry




*CURRENT AVAILABLE FROM OUT2: $2A - I_{VIN3} - I_{VIN4} - I_{BIAS}$

**INDUCTOR VALUES CHOSEN FOR $V_{IN} = 12V$

8686S TA04a

Start-Up Sequencing




START-UP SEQUENCE:
VIN HIGH ENABLES OUT1 AND OUT2
VOUT2 IN REGULATION ENABLES OUT3,4

8686S TA03b

PACKAGE DESCRIPTION

LQFN Package
32-Lead (5mm × 5mm × 0.95mm)
(Reference LTC DWG # 05-08-7048 Rev B)




DIMENSIONS				
SYMBOL	MIN	NOM	MAX	NOTES
A	0.86	0.95	1.04	
A1				
L	0.30	0.40	0.50	
b	0.22	0.25	0.28	
D		5.00		
E		5.00		
D1		3.46		
E1		3.46		
e		0.50		
H1		0.25 REF		SUBSTRATE THK
H2		0.70 REF		MOLD CAP HT
aaa			0.10	
bbb			0.10	
ccc			0.10	
ddd			0.10	
eee			0.15	
fff			0.08	

REVISION HISTORY

DATE	DESCRIPTION	PAGE NUMBER
02/23	Updated Pin Configuration	2

TYPICAL APPLICATION


Triple Output, 3MHz Step-Down Regulator with Sequenced Ratiometric Start-Up



*CURRENT AVAILABLE FROM OUT1: $4A - I_{VIN3} - I_{VIN4} - I_{BIAS}$

**INDUCTOR VALUES CHOSEN FOR $V_{IN} = 12V$

Start-Up Sequencing



1A LOAD PER OUTPUT
START-UP SEQUENCE:
 V_{IN} HIGH ENABLES OUT1,2
 $V_{OUT1,2}$ IN REGULATION ENABLES OUT3 AND OUT4
 V_{OUT3} AND V_{OUT4} SOFT-START RATIOMETRICALLY

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT8601	42V, 94% Efficiency, 2.2MHz Triple Output (1.5A + 2.5A + 1.8A) Synchronous Micropower Step-Down DC/DC Converter with $I_Q = 30\mu A$	V_{IN} : 3V to 42V, $V_{OUT(MIN)} = 0.8V$, $I_Q = 30\mu A$, $I_{SD} < 25\mu A$, 6mm × 6mm QFN-40 Package
LT8602	42V, Quad Output (2.5A + 1.5A + 1.5A + 1.5A) 95% Efficiency, 2.2MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q = 25\mu A$	V_{IN} : 3V to 42V, $V_{OUT(MIN)} = 0.8V$, $I_Q = 25\mu A$, $I_{SD} < 25\mu A$, 6mm × 6mm QFN-40 Package
LT8603	42V, Low I_Q , Quad Output Triple Monolithic Buck Converter and Boost Controller	V_{IN} : 3V to 42V, $V_{OUT(MIN)} = 0.8V$, $I_Q = 25\mu A$, $I_{SD} < 25\mu A$, 6mm × 6mm QFN-40 Package