

RELIABILITY REPORT  
FOR  
**MAX4245AxT**  
PLASTIC ENCAPSULATED DEVICES

July 20, 2003

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by



Jim Pedicord  
Quality Assurance  
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl  
Quality Assurance  
Executive Director

## Conclusion

The MAX1798 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

<b>I. ....Device Description</b>	<b>V. ....Quality Assurance Information</b>
<b>II. ....Manufacturing Information</b>	<b>VI. ....Reliability Evaluation</b>
<b>III. ....Packaging Information</b>	
<b>IV. ....Die Information</b>	<b>.....Attachments</b>

### I. Device Description

#### A. General

The MAX4245 low-cost op amp offers Rail-to-Rail® inputs and outputs, draws only 320µA of quiescent current, and operates from a single +2.5V to +5.5V supply. For additional power conservation, the MAX4245 offers a low-power shutdown mode that reduces supply current to 50nA, and puts the amplifiers' outputs in a high-impedance state. This device is unity-gain stable with a 1MHz gain-bandwidth product driving capacitive loads up to 470pF.

The MAX4245 is specified from -40°C to +125°C, making it suitable for use in a variety of harsh environments, such as automotive applications. The MAX4245 single amplifier is available in ultra-small 6-pin SC70 and space-saving 6-pin SOT23 packages.

#### B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
Power Supply Voltage (VDD to VSS)	-0.3V to +6V
All Other Pins	(VSS - 0.3V) to (VDD + 0.3V)
Output Short-Circuit Duration (OUT shorted to VSS or VDD)	Continuous
Operating Temperature Range	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
6-Pin SC70	245mW
6-Pin SOT23	695mW
Derates above +70°C	
6-Pin SC70	3.1mW/°C
6-Pin SOT23	8.7mW/°C

## II. Manufacturing Information

- A. Description/Function: Ultra-Small, Rail-to-Rail I/O with Disable, Single-/Dual-Supply, Low-Power Op Amps
- B. Process: B8 - Standard .8 micron silicon gate CMOS
- C. Number of Device Transistors: 207
- D. Fabrication Location: California, USA
- E. Assembly Location: Thailand, Malaysia or Philippines
- F. Date of Initial Production: April, 2001

## III. Packaging Information

- |   |                           |                           |
|---|---------------------------|---------------------------|
| A. Package Type:  | <b>6-Lead SOT23</b>       | <b>6-Lead SC70</b>        |
| B. Lead Frame:  | Copper                    | Copper                    |
| C. Lead Finish:   | Solder Plate              | Solder Plate              |
| D. Die Attach:  | Silver-filled Epoxy       | Non-Conductive Epoxy      |
| E. Bondwire:  | Gold (1.0 mil dia.)       | Gold (1.0 mil dia.)       |
| F. Mold Material:   | Epoxy with silica filler  | Epoxy with silica filler  |
| G. Assembly Diagram:  | Buildsheet # 05-2501-0151 | Buildsheet # 05-2501-0150 |
| H. Flammability Rating:   | Class UL94-V0             | Class UL94-V0             |
| I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: | Level 1                   | Level 1                   |

## IV. Die Information

- A. Dimensions: 31 x 32 mils
- B. Passivation:  $\text{Si}_3\text{N}_4/\text{SiO}_2$  (Silicon nitride/ Silicon dioxide)
- C. Interconnect: Aluminum/Copper/Si
- D. Backside Metallization: None
- E. Minimum Metal Width: .8 microns (as drawn)
- F. Minimum Metal Spacing: .8 microns (as drawn)
- G. Bondpad Dimensions: 5 mil. Sq.
- H. Isolation Dielectric:  $\text{SiO}_2$
- I. Die Separation Method: Wafer Saw

## V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)  
Bryan Preeshl (Executive Director of QA)  
Kenneth Huening (Vice President)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 79 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

△ Temperature Acceleration factor assuming an activation energy of 0.8eV

$$\lambda = 5.99 \times 10^{-9} \quad \lambda = 5.99 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5662) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

### C. E.S.D. and Latch-Up Testing

The OX57 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2500\text{V}$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250\text{mA}$ .

**Table 1**  
Reliability Evaluation Test Results

**MAX4245AxT**

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
<b>Static Life Test</b> (Note 1)					
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		79	0
<b>Moisture Testing</b> (Note 2)					
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SC70	77	0
			SOT23	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
<b>Mechanical Stress</b> (Note 2)					
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Process/Package data

## Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except $V_{PS1}$ 3/	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.


3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_S$ ,  $-V_S$ ,  $V_{REF}$ , etc).

### 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






NOTE: CAVITY DOWN

PKG. CODE: U6-4	
CAV./PAD SIZE: 64x38	PKG. DESIGN

SIGNATURES


DATE

<b>MAXIM</b> CONFIDENTIAL & PROPRIETARY	
BOND DIAGRAM #: 05-2501-0151	REV: A



USE NON-CONDUCTIVE EPOXY

NOTE: CAVITY DOWN

 BONDABLE AREA

PKG. CODE: X6S-1	
CAV./PAD SIZE: 36x34	PKG. DESIGN


SIGNATURES

DATE

**MAXIM**  
CONFIDENTIAL & PROPRIETARY

BOND DIAGRAM #:  
05-2501-0150

REV:  
A



DEVICES: MAX 4464/4470/4400/4401/4480/4481/  
 4490/4291/4465/4466/4335/4336/4245/LMX321/4231  
 MAX CURRENT: MAX4481/MAX4291/LMX321= 800uA / MAX4464/4470/  
 4480/4465/4466= 400uA / MAX4400/4401/4245=1.2mA / MAX4490=2.5mA  
 MAX4435/4436/4231/4230=3.4mA