RELIABILITY REPORT

FOR

MAX4450ExK

PLASTIC ENCAPSULATED DEVICES

September 10, 2002

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX4450 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

V.Quality Assurance Information

VI.Reliability Evaluation

IV.Attachments

I. Device Description

A. General

The MAX4450 single op amps is a unity-gain-stable device that combines high-speed performance with Rail-to-Rail[®] outputs. The device operates from a +4.5V to +11V single supply or from ±2.25V to ±5.5V dual supplies. The common-mode input voltage range extends beyond the negative power-supply rail (ground in single-supply applications).

The MAX4450 requires only 6.5mA of quiescent supply current per op amp while achieving a 210MHz -3dB bandwidth and a 485V/µs slew rate. The devices is an excellent solution in low-power/low-voltage systems that require wide bandwidth, such as video, communications, and instrumentation.

The MAX4450 is available in the ultra-small 5-pin SC70 package or a space-saving 5-pin SOT23

B. Absolute Maximum Ratings

<u>ltem</u>	Rating
Supply Voltage (V _{CC} to V _{EE}) IN, IN_+, OUT_	+12V $(V_{EE} - 0.3V)$ to $(V_{CC} + 0.3V)$
Output Short-Circuit Current to V _{CC} or V _{EE}	150mA
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Continuous Power Dissipation (TA = +70°C)	
5-Lead SOT23	571mW
5-Lead SC70	200mW
Derates above +70°C	
5-Lead SOT23	7.1mW/°C
5-Lead SC70	2.5mW/°C

II. Manufacturing Information

A. Description/Function: Ultra-Small, Low-Cost, 210MHz, Single-Supply Op Amp with Rail-to-Rail Output

B. Process: CB20

C. Number of Device Transistors: 86

D. Fabrication Location: Oregon, USA

E. Assembly Location: Malaysia, Philippines, Thailand

F. Date of Initial Production: July, 1999

III. Packaging Information

A. Package Type: 5 Lead SOT-23 5-Lead SC70

B. Lead Frame: Copper Alloy 42

C. Lead Finish: Solder Plate Solder Plate

D. Die Attach: Silver-Filled Epoxy Silver-filled Epoxy

E. Bondwire: Gold (1 mil dia.) Gold (1 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-2501-0003 Buildsheet # 05-2501-0002

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard JESD22-A112: Level 1 Level 1

IV. Die Information

A. Dimensions: 67 x 24 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Gold

D. Backside Metallization: None

E. Minimum Metal Width: 2 microns

F. Minimum Metal Spacing: 2 microns

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Reliability Lab Manager) Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = 13.57 \text{ x } 10^{-9}$ $\lambda = 13.57 \text{ F.I.T.}$ (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. Burn-In Schematic (Spec. # 06-5216) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors guarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The OX13 die type has been found to have all pins able to withstand a transient pulse of ± 2500 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 100 mA.

Table 1Reliability Evaluation Test Results

MAX4450ExK

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				_
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		80	0
Moisture Testin	g (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 96hrs.	DC Parameters & functionality	SOT SC70	77 77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stre	ess (Note 2)				_
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic package/process data.

Attachment #1


TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)		
1.	All pins except V _{PS1} 3/	All V _{PS1} pins		
2.	All input and output pins	All other input-output pins		

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\underline{3/}$ Repeat pin combination I for each named Power supply and for ground (e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






☑ BONDABLE AREA

NOTE: CAVITY DOWN


PKG.CODE: X5-1	
CAV./PAD SIZE:	PKG.
35×3	4 DESIGN

APPROVALS DATE BUILDSHEET NUMBER: 05-2501-0002

В



PKG.CODE: U5-2		APPROVALS DATE		111	
CAV./PAD SIZE:	PKG.			BUILDSHEET NUMBER:	REV.
59x46	DESIGN		•	05-2501-0003	Α



DOCUMENT I.D. 06-5216	REVISION	MAXIM TITLE: BI Circuit	PAGE 2 OF 3
		(MAX4016/4126/4128/4133/4167/4432/4433/4413/4416/4417/4450/4491/4353/4453/443	
		6/4437/4092/4252/4321/4163/4232)	