

RELIABILITY REPORT  
FOR  
**MAX6305UK**  
PLASTIC ENCAPSULATED DEVICES

April 17, 2003

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.  
SUNNYVALE, CA 94086

Written by



Jim Pedicord  
Quality Assurance  
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl  
Quality Assurance  
Executive Director

## Conclusion

The MAX6305 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

|                                   |                                      |
|-----------------------------------|--------------------------------------|
| I. ....Device Description         | V. ....Quality Assurance Information |
| II. ....Manufacturing Information | VI. ....Reliability Evaluation       |
| III. ....Packaging Information    |                                      |
| IV. ....Die Information           | .....Attachments                     |

### I. Device Description

#### A. General

The MAX6305 CMOS microprocessor ( $\mu\text{P}$ ) supervisory circuit is designed to monitor more than one power supply. Ideal for monitoring both 5V and 3.3V in personal computer systems, this device asserts a system reset if any of the monitored supplies falls outside the programmed threshold. Low supply current (15 $\mu\text{A}$ ) and a small package suit it for portable applications. The MAX6305 is specifically designed to ignore fast transients on any monitored supply. This device is available in a SOT23-5 package and features four power-on reset timeout periods.

#### B. Absolute Maximum Ratings

| <u>Item</u>                                                | <u>Rating</u>                              |
|------------------------------------------------------------|--------------------------------------------|
| $V_{\text{CC}}$                                            | -0.3V to +6V                               |
| All Other Pins                                             | -0.3V to ( $V_{\text{CC}} + 0.3\text{V}$ ) |
| Input/Output Current, All Pins                             | 20mA                                       |
| Rate of Rise, $V_{\text{CC}}$                              | 100V/ $\mu\text{s}$                        |
| Operating Temperature Range                                | 0°C to +70°C                               |
| Storage Temp.                                              | -65°C to +160°C                            |
| Lead Temp. (10 sec.)                                       | +300°C                                     |
| Power Dissipation                                          | 571mW                                      |
| Derates above +70°C                                        | 7.1mW/°C                                   |
| Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ ) |                                            |
| 5-Pin SOT23                                                | 571mW                                      |
| Derates above +70°C                                        |                                            |
| 5-Pin SOT23                                                | 7.1mW/°C                                   |

## II. Manufacturing Information

|                                  |                                              |
|----------------------------------|----------------------------------------------|
| A. Description/Function:         | 5-Pin, Multiple-Input, Programmable Reset IC |
| B. Process:                      | S12 - Standard 1.2 micron silicon gate CMOS  |
| C. Number of Device Transistors: | 800                                          |
| D. Fabrication Location:         | California, USA                              |
| E. Assembly Location:            | Malaysia or Thailand                         |
| F. Date of Initial Production:   | December, 1996                               |

## III. Packaging Information

|                                                                           |                          |
|---------------------------------------------------------------------------|--------------------------|
| A. Package Type:                                                          | <b>5 Lead SOT-23</b>     |
| B. Lead Frame:                                                            | Copper                   |
| C. Lead Finish:                                                           | Solder Plate             |
| D. Die Attach:                                                            | Silver-filled Epoxy      |
| E. Bondwire:                                                              | Gold (1 mil dia.)        |
| F. Mold Material:                                                         | Epoxy with silica filler |
| G. Assembly Diagram:                                                      | # 05-1601-0027           |
| H. Flammability Rating:                                                   | Class UL94-V0            |
| I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: | Level 1                  |

## IV. Die Information

|                            |                                                                                     |
|----------------------------|-------------------------------------------------------------------------------------|
| A. Dimensions:             | 57 X 38 mils                                                                        |
| B. Passivation:            | Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide) |
| C. Interconnect:           | Aluminum/Copper/Si                                                                  |
| D. Backside Metallization: | None                                                                                |
| E. Minimum Metal Width:    | 1.2 microns (as drawn)                                                              |
| F. Minimum Metal Spacing:  | 1.2 microns (as drawn)                                                              |
| G. Bondpad Dimensions:     | 5 mil. Sq.                                                                          |
| H. Isolation Dielectric:   | SiO <sub>2</sub>                                                                    |
| I. Die Separation Method:  | Wafer Saw                                                                           |

## V. Quality Assurance Information

### A. Quality Assurance Contacts:

Jim Pedicord (Manager, Rel Operations)  
Bryan Preeshl (Executive Director of QA)  
Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 159} \quad (\text{Chi square value for MTTF upper limit})$$

└ Thermal acceleration factor assuming a 0.8eV activation energy

$$\lambda = 6.83^{-9} \quad \lambda = 6.83.T. \quad (60\% \text{ confidence level @ } 25^\circ\text{C})$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. # 06-5058) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

### C. E.S.D. and Latch-Up Testing

The MS10 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500\text{V}$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 200\text{mA}$ .

**Table 1**  
Reliability Evaluation Test Results

**MAX6305UK**

| TEST ITEM                         | TEST CONDITION                                          | FAILURE IDENTIFICATION           | PACKAGE | SAMPLE SIZE | NUMBER OF FAILURES |
|-----------------------------------|---------------------------------------------------------|----------------------------------|---------|-------------|--------------------|
| <b>Static Life Test (Note 1)</b>  |                                                         |                                  |         |             |                    |
|                                   | Ta = 135°C<br>Biased<br>Time = 192 hrs.                 | DC Parameters<br>& functionality |         | 159         | 0                  |
| <b>Moisture Testing (Note 2)</b>  |                                                         |                                  |         |             |                    |
| Pressure Pot                      | Ta = 121°C<br>P = 15 psi.<br>RH= 100%<br>Time = 168hrs. | DC Parameters<br>& functionality | SOT     | 77          | 0                  |
| 85/85                             | Ta = 85°C<br>RH = 85%<br>Biased<br>Time = 1000hrs.      | DC Parameters<br>& functionality |         | 77          | 0                  |
| <b>Mechanical Stress (Note 2)</b> |                                                         |                                  |         |             |                    |
| Temperature<br>Cycle              | -65°C/150°C<br>1000 Cycles<br>Method 1010               | DC Parameters<br>& functionality |         | 77          | 0                  |

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

## Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

|    | Terminal A<br>(Each pin individually connected to terminal A with the other floating) | Terminal B<br>(The common combination of all like-named pins connected to terminal B) |
|----|---------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| 1. | All pins except $V_{PS1}$ 3/                                                          | All $V_{PS1}$ pins                                                                    |
| 2. | All input and output pins                                                             | All other input-output pins                                                           |

1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.


3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_S$ ,  $-V_S$ ,  $V_{REF}$ , etc).

### 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.







▨ - BONDING AREA

NOTE: CAVITY DOWN

|                         |                |           |      |                                    |           |
|-------------------------|----------------|-----------|------|------------------------------------|-----------|
| PKG. CODE:<br>U5-1      |                | APPROVALS | DATE | <b>MAXIM</b>                       |           |
| CAV./PAD SIZE:<br>64X45 | PKG.<br>DESIGN |           |      | BUILDSHEET NUMBER:<br>05-1601-0027 | REV:<br>A |

ONCE PER BOARD

ONCE PER SOCKET



-- STEADY STATE LIFE TEST IS PER MIL-STD-883 METHOD 1005.  
 -- BURN-IN IS PER MIL-STD-883 METHOD 1015 COND. B

NOTES:

1. TEMPERATURE: 125C OR EQUIVALENT
2. TIME: 100 HOURS MIN. OR EQUIVALENT
3. ALL COMPONENTS AND MATERIAL MUST STAND 150C CONTINUOUS
4. APPROVED FOR (X) COMMERCIAL (X) MIL/883

SPEC. NO. 06-5058 REV. B

DATE: 3/25/94

DEVICE TYPE:

19A7860/861

19A7860S - 6210

MINIMUM BURN-IN SCHEMATIC