MAX6820UT Rev. A

RELIABILITY REPORT

FOR

MAX6820UT

PLASTIC ENCAPSULATED DEVICES

July 23, 2002

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

ente

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Kull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX6820 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX6820 is a power-supply sequencer for dual-voltage microprocessors (µPs) and multivoltage systems. This device monitors a primary supply voltage and enable/disable an external N-channel MOSFET switch for a secondary supply voltage. TheMAX6820 controls local component voltage sequencing when system power-on/power-off characteristics cannot be guaranteed (supplies come from a multivoltage system bus, silver box, or must be sequenced in different modes for components on the same board). This small power-supply sequencer improves system reliability.

The MAX6820 includes an internal voltage reference/comparator with externally adjustable thresholds to monitor the primary power supply. When the primary supply is below the desired threshold, an external secondary supply MOSFET switch is disabled. When the primary supply exceeds the threshold, an internal charge pump is activated and the external MOSFET switch is enabled to connect the secondary supply to the load. The charge pump fully enhances the N-channel MOSFET switch to provide a very low R_{DS-ON} voltage drop. The devices can be connected to support various supply sequencing priorities such as V_{VO} before V_{CORE} or V_{CORE} before V_{VO} .

The MAX6820 allows the enable timeout period to be adjusted with a single external capacitor. The device is specified over the automotive temperature range (-40°C to +125°C) and is available in space-saving 6-pin SOT23 packages.

B. Absolute Maximum Ratings

<u>Item</u>

Referenced to GND VCC1, VCC2, EN SETV, SETD (VCC2 + 0.3V) GATE Input Current/Output Current (all pins) Operating Temperature Range Junction Temperature Storage Temperature Range Lead Temperature (soldering 10s) Continuous Power Dissipation (TA = $+70^{\circ}$ C) 6-Pin SOT23 Derates above $+70^{\circ}$ C 6-Pin SOT23 Rating

-0.3V to +6.0V -0.3V to the higher of (VCC1 + 0.3V) and .-0.3V to +12.0V 20mA -40°C to +125°C +150°C -65°C to +150°C +300°C 696mW 8.7mW/°C

II. Manufacturing Information

A. Description/Function: SOT23 Power-Supply Sequencers			
B. Process:	S8 - Standard 8 micron silicon gate CMOS		
C. Number of Device Transistors:	638		
D. Fabrication Location:	California, USA		
E. Assembly Location:	Malaysia or Thailand		
F. Date of Initial Production:	April, 2001		

III. Packaging Information

A. Package Type:	6-Lead SOT23
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1.0 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-1601-0133
H. Flammability Rating:	Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions:	51 X 35 mils			
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)			
C. Interconnect:	TiW/ AICu/ TiWN			
D. Backside Metallization:	None			
E. Minimum Metal Width:	.8 microns (as drawn)			
F. Minimum Metal Spacing:	.8 microns (as drawn)			
G. Bondpad Dimensions:	5 mil. Sq.			
H. Isolation Dielectric:	SiO ₂			
I. Die Separation Method:	Wafer Saw			

V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)	
		Bryan Preeshl	(Executive Director of QA)	
		Kenneth Huening (Vice President)		

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 78 \times 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV $\lambda = 13.92 \times 10^{-9}$ $\lambda = 13.92 \text{ F.I.T.}$ (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic (Spec.# 06-5678) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1L**) located on the Maxim website at http://www.maxim-ic.com.

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The MS63-1 die type has been found to have all pins able to withstand a transient pulse of ± 2500 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA and/or ± 20 V.

Table 1Reliability Evaluation Test Results

MAX6820UT

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)			
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	78	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Str	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic process/package data

Attachment #3


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)		
1.	All pins except V _{PS1} <u>3/</u>	All V_{PS1} pins		
2.	All input and output pins	All other input-output pins		


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, + V_{S} , - V_{S} , V_{REF} , etc).


- 3.4 <u>Pin combinations to be tested.</u>
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





NDTE: CAVITY DOWN

PKG. CODE: UG-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.	2m,		BOND DIAGRAM #:	RE V:
64×39	DESIGN			05-1601-0133	A



DOCUMENT I.D. 06-5678